August 2000

## National Semiconductor

## **COP87L88CL** 8-Bit One-Time Programmable (OTP) Microcontroller

General Description COP8SG devices are form-fit-function compatible supersets of the COP87L88CL Family devices, and are replacements for these in new designs, and design upgrades with minimum effort.

The COP87L88CL OTP microcontrollers are larger memory (16k), highly integrated COP8<sup>™</sup> Feature core devices, with advanced features. These multi-chip CMOS devices are suited for applications requiring a full featured controller with a high I/O pincount, and as pre-production devices for a masked ROM design. Lower cost pin and software compatible 4k ROM versions are available (COP888CL/988CL).

Family features include an 8-bit memory mapped architecture, 10MHz CKI with 1 µs instruction cycle, two multifunction 16-bit timer/counters, MICROWIRE/PLUS™ serial I/O, two power saving HALT/IDLE modes, idle timer, MIWU, high current outputs, software selectable I/O options, WATCHDOG™ timer and Clock Monitor, 2.7v-5.5v operation, program code security, and 28/40/44 pin packages. Devices included in this datasheet are:

Device	Memory (bytes)	RAM (bytes)	I/O Pins	Packages	Temperature	Comments
COP87L84CL	16k OTP	128	24	28 DIP/SOIC	-40 to +85°C	Use COP8SGx7
COP87L88CL	16k OTP	128	36/40	40 DIP, 44 PLCC	-40 to +85°C	Use COP8SGx7

### **Key Features**

- Two 16-bit timers, each with two 16-bit registers supporting:
  - Processor independent PWM mode
  - External event counter mode
  - Input capture mode
- 4 kbytes on-board EEPROM with security feature
- 128 bytes on-board RAM

## Additional Peripheral Features

- Idle timer
- Multi-Input Wake-Up (MIWU) with optional interrupts (8)
- WATCHDOG<sup>™</sup> and clock monitor logic
- MICROWIRE/PLUS<sup>™</sup> serial I/O

## I/O Features

- Memory mapped I/O
- Software selectable I/O options (TRI-STATE<sup>®</sup> output, push-pull output, weak pull-up input, high impedance input)
- Schmitt trigger inputs on ports G and L
- Packages:
  - 44 PLCC with 39 I/O pins
  - 40 DIP with 33 I/O pins
  - 28 DIP with 24 I/O pins
  - 28 SO with 24 I/O pins (contact local sales office for availability)

## **CPU/Instruction Set Features**

- 1 µs instruction cycle time
- Ten multi-source vectored interrupts servicing
  - External interrupt
  - Idle timer T0
  - Two timers (each with 2 Interrupts)
  - MICROWIRE/PLUS
  - Multi-Input Wake Up
  - Software trap
  - Default VIS (default interrupt)
- Versatile and easy to use instruction set
- 8-bit Stack Pointer SP-stack in RAM
- Two 8-bit register indirect data memory pointers (B and X)

## Fully Static CMOS

- Two power saving modes: HALT and IDLE
- Single supply operation: 2.7V-5.5V
- Temperature range: -40°C to +85°C

## **Development Support**

- Emulation device for the COP888CL/COP884CL
- Real time emulation and full program debug offered by MetaLink Development System

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

MICROWIRE/PLUS<sup>™</sup>, WATCHDOG<sup>™</sup>, MICROWIRE<sup>™</sup> and COP8<sup>™</sup> are trademarks of National Semiconductor Corporation. PC<sup>®</sup> is a registered trademark of International Business Machines Corporation.





## Connection Diagrams (Continued)

Pinouts for 28-, 40- and 44-Pin Packages

Port	Туре	Alt. Fun	Alt. Fun	28-Pin Pkg.	40-Pin Pkg.	44-Pin Pkg.
_0	I/O	MIWU		11	17	17
.1	I/O	MIWU		12	18	18
_2	I/O	MIWU		13	19	19
_3	I/O	MIWU		14	20	20
_4	I/O	MIWU	T2A	15	21	25
_5	1/O	MIWU	T2B	16	22	26
_6	I/O	MIWU	120	17	23	27
_0 _7	I/O	MIWU		18	24	28
G0	I/O	INT		25	35	39
G1	WDOUT			26	36	40
G2	1/0	T1B		20	37	40
32 33	1/O					
		T1A		28	38	42
G4	I/O	SO		1	3	3
G5	I/O	SK		2	4	4
G6		SI		3	5	5
G7	I/CKO	Halt Restart		4	6	6
D0	0			19	25	29
D1	0			20	26	30
D2	0			21	27	31
D3	0			22	28	32
0	1			7	9	9
11	1			8	10	10
12	1				11	11
13	1				12	12
4	1			9	13	13
15	1			10	14	14
16	1					15
17	1					16
D4	0				29	33
D5	0				30	34
D6	0				31	35
D7	0				32	36
C0	I/O				39	43
C1	I/O				40	44
C2	I/O				1	1
C3	I/O				2	2
C4	I/O					21
C5	I/O					21
C6	1/O					22
26 C7	1/0					23 24
	1/0				10	24
Jnused*					16	
Jnused					15	_
V <sub>cc</sub>				6	8	8
GND				23	33	37
CKI				5	7	7
RESET				24	34	38

www.national.com

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V<sub>CC</sub>) Voltage at Any Pin –0.3V to V<sub>CC</sub> + 0.3V

**DC Electrical Characteristics** 

#### Total Current into $V_{\text{CC}}$ Pin (Source) Total Current out of GND Pin (Sink) Storage Temperature Range

100 mA 110 mA

-65°C to +140°C

Note 1: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

Parameter	Conditions	Min	Тур	Max	Units
Operating Voltage		2.7		5.5	V
Power Supply Ripple ((Note 2))	Peak-to-Peak			0.1 V <sub>cc</sub>	V
Supply Current ((Note 3))					
CKI = 10 MHz	$V_{\rm CC}$ = 5.5V, t <sub>c</sub> = 1 µs			16.5	mA
CKI = 4 MHz	$V_{\rm CC}$ = 4.0V, t <sub>c</sub> = 2.5 µs			6.5	mA
HALT Current ((Note 4))	$V_{\rm CC}$ = 5.5V, CKI = 0 MHz			12	μA
IDLE Current, CKI = 10 MHz	$V_{\rm CC}$ = 5.5V, t <sub>c</sub> = 1 µs			3.5	mA
CKI = 1 MHz	$V_{\rm CC}$ = 4.0V, t <sub>c</sub> = 10 µs			0.7	mA
Input Levels					
RESET					
Logic High		0.8 V <sub>CC</sub>			
Logic Low				0.2 V <sub>CC</sub>	
CKI (External and Crystal Osc. Modes)					V
Logic High		0.7 V <sub>CC</sub>			
Logic Low				0.2 V <sub>CC</sub>	
All Other Inputs					
Logic High		$0.7 V_{CC}$			
Logic Low				0.2 V <sub>CC</sub>	
Hi-Z Input Leakage	$V_{CC} = 5.5V$	-2		+2	μA
Input Pullup Current	$V_{\rm CC} = 5.5 V$	40		250	μA
G and L Port Input Hysteresis			0.05 V <sub>CC</sub>	0.35 V <sub>CC</sub>	V
Output Current Levels					
D Outputs					
Source	$V_{CC} = 4.5V, V_{OH} = 3.3V$	0.4			mA
Sink ((Note 5))	$V_{CC} = 4.5V, V_{OL} = 1V$	10			mA
All Others					
Source (Weak Pull-Up Mode)	$V_{CC} = 4.5V, V_{OH} = 2.7V$	10		100	μA
Source (Push-Pull Mode)	$V_{CC} = 4.5V, V_{OH} = 3.3V$	0.4			mA
Sink (Push-Pull Mode)	$V_{CC} = 4.5V, V_{OL} = 0.4V$	1.6			mA
TRI-STATE Leakage	$V_{CC} = 5.5V$	-2		+2	μA
Allowable Sink/Source					
Current per Pin					mA
D Outputs (Sink)				15	
All others				3	
Maximum Input Current	T <sub>A</sub> = 25°C			±100	
without Latchup ((Note 6))				±100	mA
RAM Retention Voltage, V <sub>r</sub>	500 ns Rise and Fall Time (Min)	2			V
Input Capacitance				7	pF
Load Capacitance on D2				1000	pF

7V

Note 2: Rate of voltage change must be less then 0.5V/ms.

Note 3: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.

## DC Electrical Characteristics (Continued)

Note 4: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations by bringing CKI high. Test conditions: All inputs tied to V<sub>CC</sub>, L and G ports in the TRI-STATE mode and tied to ground, all outputs low and tied to ground. The clock monitor is disabled.

Note 5: The user must guarantee that D2 pin does not source more than 10 mA during RESET. If D2 sources more than 10 mA during RESET, the device will go into programming mode.

**Note 6:** Pins G5 and  $\overrightarrow{RESET}$  are designed with a high voltage input network for factory testing. These pins allow input voltages greater than V<sub>CC</sub> and the pins will have sink current to V<sub>CC</sub> when biased at voltages greater than V<sub>CC</sub> (the pins do not have source current when biased at a voltage below V<sub>CC</sub>). The effective resistance to V<sub>CC</sub> is 750 $\Omega$  (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14V.

## **AC Electrical Characteristics**

 $-40\,^{\circ}C \leq T_A \leq +85\,^{\circ}C$  unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units
Instruction Cycle Time (t <sub>c</sub> )					
Crystal or Resonator		1		DC	μs
R/C Oscillator		3		DC	
Inputs					
t <sub>setup</sub>		200			ns
t <sub>HOLD</sub>		60			
Output Propagation Delay	$R_{L} = 2.2k, C_{L} = 100 \text{ pF}$				
t <sub>PD1</sub> , t <sub>PD0</sub>					μs
SO, SK	$4V \le V_{CC} \le 6V$			0.7	
All Others	$4V \le V_{CC} \le 6V$			1	
MICROWIRE™ Setup Time (t <sub>UWS</sub> )		20			
MICROWIRE Hold Time (t <sub>UWH</sub> )		56			ns
MICROWIRE Output Propagation Delay (t <sub>UPD</sub> )				220	
Input Pulse Width					
Interrupt Input High Time		1			
Interrupt Input Low Time		1			t <sub>c</sub>
Timer Input High Time		1			
Timer Input Low Time		1			
Reset Pulse Width		1			μs



FIGURE 2. MICROWIRE/PLUS Timing

## **Pin Descriptions**

 $V_{CC}$  and GND are the power supply pins.

CKI is the clock input. This can come from an R/C generated oscillator, or a crystal oscillator (in conjunction with CKO). See Oscillator Description section.

RESET is the master reset input. See Reset Description section.

The device contains three bidirectional 8-bit I/O ports (C, G and L), where each individual bit may be independently configured as an input (Schmitt trigger inputs on ports G and L), output or TRI-STATE under program control. Three data

memory address locations are allocated for each of these I/O ports. Each I/O port has two associated 8-bit memory mapped registers, the CONFIGURATION register and the output DATA register. A memory mapped address is also reserved for the input pins of each I/O port. (See the memory map for the various addresses associated with the I/O ports.) *Figure 3* shows the I/O port configurations. The DATA and CONFIGURATION registers allow for each port bit to be individually configured under software control as shown below:

## Pin Descriptions (Continued)

CONFIGURA- TION Register	DATA Register	Port Set-Up
0	0	Hi-Z Input (TRI-STATE
		Output)
0	1	Input with Weak Pull-Up
1	0	Push-Pull Zero Output
1	1	Push-Pull One Output



FIGURE 3. I/O Port Configurations

PORT L is an 8-bit I/O port. All L-pins have Schmitt triggers on the inputs.

Port L supports Multi-Input Wakeup (MIWU) on all eight pins. L4 and L5 are used for the timer input functions T2A and T2B.

Port L has the following alternate features:

- L0 MIWU
- L1 MIWU
- L2 MIWU
- L3 MIWU
- L4 MIWU or T2A
- L5 MIWU or T2B
- L6 MIWU
- L7 MIWU

Port G is an 8-bit port with 5 I/O pins (G0, G2–G5), an input pin (G6), and two dedicated output pins (G1 and G7). Pins G0 and G2–G6 all have Schmitt Triggers on their inputs. Pin G1 serves as the dedicated WDOUT WATCHDOG output, while pin G7 is either input or output depending on the oscillator mask option selected. With the crystal oscillator option selected, G7 serves as the dedicated output pin for the CKO clock output. With the single-pin R/C oscillator mask option selected, G7 serves as a general purpose input pin, but is also used to bring the device out of HALT mode with a low to high transition. There are two registers associated with the G Port, a data register and a configuration register. Therefore, each of the 5 I/O bits (G0, G2–G5) can be individually configured under software control.

Since G6 is an input only pin and G7 is the dedicated CKO clock output pin or general purpose input (R/C clock configuration), the associated bits in the data and configuration reg-

isters for G6 and G7 are used for special purpose functions as outlined below. Reading the G6 and G7 data bits will return zeros.

Note that the chip will be placed in the HALT mode by writing a "1" to bit 7 of the Port G Data Register. Similarly the chip will be placed in the IDLE mode by writing a "1" to bit 6 of the Port G Data Register.

Writing a "1" to bit 6 of the Port G Configuration Register enables the MICROWIRE/PLUS to operate with the alternate phase of the SK clock. The G7 configuration bit, if set high, enables the clock start up delay after HALT when the R/C clock configuration is used.

	Config Reg.	Data Reg.
G7	CLKDLY	HALT
G6	Alternate SK	IDLE

Port G has the following alternate features:

- G0 INTR (External Interrupt Input)
- G2 T1B (Timer T1 Capture Input)
- G3 T1A (Timer T1 I/O)
- G4 SO (MICROWIRE Serial Data Output)
- G5 SK (MICROWIRE Serial Clock)
- G6 SI (MICROWIRE Serial Data Input)
- Port G has the following dedicated functions:
- G1 WDOUT WATCHDOG and/or Clock Monitor dedicated output
- G7 CKO Oscillator dedicated output or general purpose input

Port C is an 8-bit I/O port. The 28-pin device does not have a full complement of Port C pins. The unavailable pins are not terminated. A read operation for these unterminated pins will return unpredictable values.

Port I is an 8-bit Hi-Z input port. The 28-pin device does not have a full complement of Port I pins. The unavailable pins are not terminated (i.e. they are floating). A read operation from these unterminated pins will return unpredictable values. The user should ensure that the software takes this into account by either masking out these inputs, or else restricting the accesses to bit operations only. If unterminated, Port I pins will draw power only when addressed. The I port leakage current may be higher in 28-pin devices.

Port D is a recreated 8-bit output port that is preset high when RESET goes low. D port recreation is one clock cycle behind the normal port timing. The user can tie two or more D port outputs (except D2 pin) together in order to get a higher drive.

## **Functional Description**

The architecture of the device is modified Harvard architecture. With the Harvard architecture, the control store program memory (ROM) is separated from the data store memory (RAM). Both ROM and RAM have their own separate addressing space with separate address buses. The architecture, though based on Harvard architecture, permits transfer of data from ROM to RAM.

#### **CPU REGISTERS**

The CPU can do an 8-bit addition, subtraction, logical or shift operation in one instruction  $(t_c)$  cycle time.

There are five CPU registers:

A is the 8-bit Accumulator Register

PC is the 15-bit Program Counter Register

## Functional Description (Continued)

PU is the upper 7 bits of the program counter (PC)

PL is the lower 8 bits of the program counter (PC)

B is an 8-bit RAM address pointer, which can be optionally post auto incremented or decremented.

X is an 8-bit alternate RAM address pointer, which can be optionally post auto incremented or decremented.

SP is the 8-bit stack pointer, which points to the subroutine/ interrupt stack (in RAM). The SP is initialized to RAM address 06F with reset.

All the CPU registers are memory mapped with the exception of the Accumulator (A) and the Program Counter (PC).

#### PROGRAM MEMORY

Program memory consists of 4 kbytes of OTP EPROM. These bytes may hold program instructions or constant data (data tables for the LAID instruction, jump vectors for the JID instruction, and interrupt vectors for the VIS instruction). The program memory is addressed by the 15-bit program counter (PC). All interrupts vector to program memory location 0FF Hex.

The device can be configured to inhibit external reads of the program memory. This is done by programming the Security Byte.

#### SECURITY FEATURE

The program memory array has an associate Security Byte that is located outside of the program address range. This byte can be addressed only from programming mode by a programmer tool.

Security is an optional feature and can only be asserted after the memory array has been programmed and verified. A secured part will read all 00(hex) by a programmer. The part will fail Blank Check and will fail Verify operations. A Read operation will fill the programmer's memory with 00(hex). The Security Byte itself is always readable with a value of 00(hex) if unsecure and FF(hex) if secure.

#### DATA MEMORY

The data memory address space includes the on-chip RAM and data registers, the I/O registers (Configuration, Data and Pin), the control registers, the MICROWIRE/PLUS SIO shift register, and the various registers, and counters associated with the timers (with the exception of the IDLE timer). Data memory is addressed directly by the instruction or indirectly by the B, X and SP pointers.

The device has 128 bytes of RAM. Sixteen bytes of RAM are mapped as "registers" at addresses 0F0 to 0FF Hex. These registers can be loaded immediately, and also decremented and tested with the DRSZ (decrement register and skip if zero) instruction. The memory pointer registers X, SP, and B are memory mapped into this space at address locations 0FC to 0FE Hex respectively, with the other registers (other than reserved register 0FF) being available for general usage.

The instruction set permits any bit in memory to be set, reset or tested. All I/O and registers on the device (except A and PC) are memory mapped; therefore, I/O bits and register bits can be directly and individually set, reset and tested. The accumulator (A) bits can also be directly and individually tested.

## Reset

The RESET input when pulled low initializes the microcontroller. Initialization will occur whenever the RESET input is pulled low. Upon initialization, the data and configuration registers for Ports L, G, and C are cleared, resulting in these Ports being initialized to the TRI-STATE mode. Pin G1 of the G Port is an exception (as noted below) since pin G1 is dedicated as the WATCHDOG and/or Clock Monitor error output pin. Port D is initialized high with RESET. The PC, PSW, CN-TRL, ICNTRL, and T2CNTRL control registers are cleared. The Multi-Input Wakeup registers WKEN, WKEDG, and WK-PND are cleared. The Stack Pointer, SP, is initialized to 06F Hex.

The device comes out of reset with both the WATCHDOG logic and the Clock Monitor detector armed, and with both the WATCHDOG service window bits set and the Clock Monitor bit set. The WATCHDOG and Clock Monitor detector circuits are inhibited during reset. The WATCHDOG service window bits are initialized to the maximum WATCHDOG service window of 64k t<sub>c</sub> clock cycles. The Clock Monitor bit is initialized high, and will cause a Clock Monitor error following reset if the clock has not reached the minimum specified frequency at the termination of reset. A Clock Monitor error will cause an active low error output on pin G1. This error output will continue until 16–32 t<sub>c</sub> clock cycles following the clock frequency reaching the minimum specified value, at which time the G1 output will enter the TRI-STATE mode.

The external RC network shown in *Figure 4* should be used to ensure that the RESET pin is held low until the power supply to the chip stabilizes.

Note: In continual state of reset, the device will draw excessive current.



RC > 5 x Power Supply Rise Time

FIGURE 4. Recommended Reset Circuit

## **Oscillator Circuits**

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz. The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock  $(1/t_c)$ .

Figure 5 shows the Crystal and R/C diagrams.

## Oscillator Circuits (Continued)



FIGURE 5. Crystal and R/C Oscillator Diagrams

#### **CRYSTAL OSCILLATOR**

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.

Table 1 shows the component values required for various standard crystal values.

R1 (kΩ)	<b>R2</b> (ΜΩ)	C1 (pF)	C2 (pF)	CKI Freq (MHz)	Conditions
0	1	30	30–36	10	$V_{\rm CC} = 5V$
0	1	30	30–36	4	$V_{\rm CC} = 5V$
0	1	200	100–150	0.455	$V_{\rm CC} = 5V$

#### **R/C OSCILLATOR**

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart pin.

Table 2 shows the variation in the oscillator frequencies as functions of the component (R and C) values.

#### TABLE 2. R/C Oscillator Configuration, $T_A = 25^{\circ}C$

R (kΩ)	C (pF)	CKI Freq (MHz)	Instr. Cycle (μs)	Conditions
3.3	82	2.2–2.7	3.7-4.6	$V_{\rm CC} = 5V$
5.6	100	1.1–1.3	7.4–9.0	$V_{\rm CC} = 5V$
6.8	100	0.9–1.1	8.8–10.8	$V_{CC} = 5V$

Note 7:  $3k \le R \le 200k$ , 50 pF  $\le C \le 200$  pF

## **Control Registers**

#### CNTRL Register (Address X'00EE)

The Timer1 (T1) and MICROWIRE/PLUS control register contains the following bits:

SL1 & SL0	Select the MICROWIRE/PLUS clock divide
	by $(00 = 2, 01 = 4, 1x = 8)$
IEDG	External interrupt edge polarity select
	(0 = Rising edge, 1 = Falling edge)
MSEL	Selects G5 and G4 as MICROWIRE/PLUS
	signals SK and SO respectively

T1C	)	Timer T1 Start/Stop control in timer Timer T1 Underflow Interrupt Pending Flag in timer mode 3						
T1C	1	Timer	T1 mod	de contr	ol bit			
T1C2	2	Timer T1 mode control bit						
T1C3	3	Timer T1 mode control bit						
T1C3	T1C2	T1C1	T1C0	MSEL	IEDG	SL1	SL0	
Bit 7							Bit 0	

#### PSW Register (Address X'00EF)

The PSW register contains the following select bits:

GIE	Global interrupt	enable	(enables	interrupts)
-----	------------------	--------	----------	-------------

EXEN	Enable external interrupt
BUSY	MICROWIRE/PLUS busy shifting flag

- EXPND External interrupt pending
- Timer T1 Interrupt Enable for Timer Underflow T1ENA or T1A Input capture edge
- T1PNDA Timer T1 Interrupt Pending Flag (Autoreload RA in mode 1, T1 Underflow in Mode 2, T1A capture edge in mode 3)
- С Carry Flag

HC Half Carry Flag

HC	С	T1PNDA	T1ENA	EXPND	BUSY	EXEN	GIE
Bit 7							Bit 0

The Half-Carry bit is also affected by all the instructions that affect the Carry flag. The SC (Set Carry) and RC (Reset Carry) instructions will respectively set or clear both the carry flags. In addition to the SC and RC instructions, ADC, SUBC, RRC and RLC instructions affect the carry and Half Carry flags.

#### ICNTRL Register (Address X'00E8)

The ICNTRL register contains the following bits:

- T1ENB Timer T1 Interrupt Enable for T1B Input capture edge
- T1PNDB Timer T1 Interrupt Pending Flag for T1B capture edge
- WEN Enable MICROWIRE/PLUS interrupt
- WPND MICROWIRE/PLUS interrupt pending
- T0EN Timer T0 Interrupt Enable (Bit 12 toggle)
- TOPND Timer T0 Interrupt pending
- LPENL Port Interrupt Enable (Multi-Input Wakeup/ Interrupt)

Bit 7 could be used as a flag

Register (Address X'00C6) T2CNTRL

	1	1					
Unused	LPEN	TOPND	T0EN	WPND	WEN	T1PNDB	T1ENB
Bit 7							Bit 0
The T2C	NTRL	register	contai	ns the fo	ollowing	g bits:	
T2ENI	NB Timer T2 Interrupt Enable for T2B Input capture edge						
T2PN		Timer T2 Interrupt Pending Flag for T2B cap- ture edge					
T2EN		Timer T2 Interrupt Enable for Timer Underflow or T2A Input capture edge					
T2PNI	T2PNDA Timer T2 Interrupt Pending Flag (Autoreload RA in mode 1, T2 Underflow in mode 2, T2A capture edge in mode 3)						

#### Control Registers (Continued)

T2C		Timer T2 Start/Stop control in timer modes 1 and 2 Timer T2 Underflow Interrupt Pending Flag in timer mode 3						
T2C	1	Timer 7	T2 mod	de contro	l bit			
T2C2	2	Timer T	T2 mod	de contro	l bit			
T2C3 Timer T2 mode control bit								
T2C3	T2C2	T2C1	T2C0	T2PNDA	T2ENA	T2PNDB	T2ENB	
Bit 7							Bit 0	

#### Timers

The device contains a very versatile set of timers (T0, T1, T2). All timers and associated autoreload/capture registers power up containing random data.

#### TIMER TO (IDLE TIMER)

The device supports applications that require maintaining real time and low power with the IDLE mode. This IDLE mode support is furnished by the IDLE timer T0, which is a 16-bit timer. The Timer T0 runs continuously at the fixed rate of the instruction cycle clock,  $t_{\rm c}.$  The user cannot read or write to the IDLE Timer T0, which is a count down timer.

The Timer T0 supports the following functions:

Exit out of the Idle Mode (See Idle Mode description)

WATCHDOG logic (See WATCHDOG description)

Start up delay out of the HALT mode

The IDLE Timer T0 can generate an interrupt when the thirteenth bit toggles. This toggle is latched into the T0PND pending flag, and will occur every 4 ms at the maximum clock frequency ( $t_c = 1 \ \mu$ s). A control flag T0EN allows the interrupt from the thirteenth bit of Timer T0 to be enabled or disabled. Setting T0EN will enable the interrupt, while resetting it will disable the interrupt.

#### TIMER T1 AND TIMER T2

The device has a set of two powerful timer/counter blocks, T1 and T2. The associated features and functioning of a timer block are described by referring to the timer block Tx. Since the two timer blocks, T1 and T2, are identical, all comments are equally applicable to either timer block.

Each timer block consists of a 16-bit timer, Tx, and two supporting 16-bit autoreload/capture registers, RxA and RxB. Each timer block has two pins associated with it, TxA and TxB. The pin TxA supports I/O required by the timer block, while the pin TxB is an input to the timer block. The powerful and flexible timer block allows the device to easily perform all timer functions with minimal software overhead. The timer block has three operating modes: Processor Independent PWM mode, External Event Counter mode, and Input Capture mode.

The control bits TxC3, TxC2, and TxC1 allow selection of the different modes of operation.

#### Mode 1. Processor Independent PWM Mode

As the name suggests, this mode allows the device to generate a PWM signal with very minimal user intervention.

The user only has to define the parameters of the PWM signal (ON time and OFF time). Once begun, the timer block will continuously generate the PWM signal completely independent of the microcontroller. The user software services the timer block only when the PWM parameters require updating. In this mode the timer Tx counts down at a fixed rate of  $t_c$ . Upon every underflow the timer is alternately reloaded with the contents of supporting registers, RxA and RxB. The very first underflow of the timer causes the timer to reload from the register RxA. Subsequent underflows cause the timer to be reloaded from the registers alternately beginning with the register RxB.

The Tx Timer control bits, TxC3, TxC2 and TxC1 set up the timer for PWM mode operation.

Figure 6 shows a block diagram of the timer in PWM mode.



FIGURE 6. Timer in PWM Mode

The underflows can be programmed to toggle the TxA output pin. The underflows can also be programmed to generate interrupts.

Underflows from the timer are alternately latched into two pending flags, TxPNDA and TxPNDB. The user must reset these pending flags under software control. Two control enable flags, TxENA and TxENB, allow the interrupts from the timer underflow to be enabled or disabled. Setting the timer enable flag TxENA will cause an interrupt when a timer underflow causes the RxA register to be reloaded into the timer. Setting the timer enable flag TxENB will cause an interrupt when a timer underflow causes the RxB register to be reloaded into the timer. Resetting the timer enable flags will disable the associated interrupts.

Either or both of the timer underflow interrupts may be enabled. This gives the user the flexibility of interrupting once per PWM period on either the rising or falling edge of the PWM output. Alternatively, the user may choose to interrupt on both edges of the PWM output.

#### Mode 2. External Event Counter Mode

This mode is quite similar to the processor independent PWM mode described above. The main difference is that the timer, Tx, is clocked by the input signal from the TxA pin. The Tx timer control bits, TxC3, TxC2 and TxC1 allow the timer to be clocked either on a positive or negative edge from the TxA pin. Underflows from the timer are latched into the TxPNDA pending flag. Setting the TxENA control flag will cause an interrupt when the timer underflows.

In this mode the input pin TxB can be used as an independent positive edge sensitive interrupt input if the TxENB control flag is set. The occurrence of a positive edge on the TxB input pin is latched into the TxPNDB flag.

*Figure 7* shows a block diagram of the timer in External Event Counter mode.

Note: The PWM output is not available in this mode since the TxA pin is being used as the counter input clock.

#### Timers (Continued)





#### Mode 3. Input Capture Mode

The device can precisely measure external frequencies or time external events by placing the timer block, Tx, in the input capture mode.

In this mode, the timer Tx is constantly running at the fixed  $t_{\rm c}$  rate. The two registers, RxA and RxB, act as capture registers. Each register acts in conjunction with a pin. The register RxA acts in conjunction with the TxA pin and the register RxB acts in conjunction with the TxB pin.

The timer value gets copied over into the register when a trigger event occurs on its corresponding pin. Control bits, TxC3, TxC2 and TxC1, allow the trigger events to be specified either as a positive or a negative edge. The trigger condition for each input pin can be specified independently.

The trigger conditions can also be programmed to generate interrupts. The occurrence of the specified trigger condition on the TxA and TxB pins will be respectively latched into the pending flags, TxPNDA and TxPNDB. The control flag TxENA allows the interrupt on TxA to be either enabled or disabled. Setting the TxENA flag enables interrupts to be generated when the selected trigger condition occurs on the TxA pin. Similarly, the flag TxENB controls the interrupts from the TxB pin.

Underflows from the timer can also be programmed to generate interrupts. Underflows are latched into the timer TxC0 pending flag (the TxC0 control bit serves as the timer underflow interrupt pending flag in the Input Capture mode). Consequently, the TxC0 control bit should be reset when enter-

ing the Input Capture mode. The timer underflow interrupt is enabled with the TxENA control flag. When a TxA interrupt occurs in the Input Capture mode, the user must check both whether a TxA input capture or a timer underflow (or both) caused the interrupt.

Figure 8 shows a block diagram of the timer in Input Capture mode.

#### TIMER CONTROL FLAGS

The timers T1 and T2 have indentical control structures. The control bits and their functions are summarized below.

TxC0	Timer Start/Stop control in Modes 1 and 2 (Pro- cessor Independent PWM and External Event Counter), where 1 = Start, 0 = Stop					
	Timer Underflow Interrupt Pending Flag in Mode 3 (Input Capture)					
TxPNDA	Timer Interrupt Pending Flag					
TxPNDB	Timer Interrupt Pending Flag					
TxENA	Timer Interrupt Enable Flag					
TxENB	Timer Interrupt Enable Flag					
	1 = Timer Interrupt Enabled					
	0 = Timer Interrupt Disabled					
TxC3	Timer mode control					
TxC2	Timer mode control					
TxC1	Timer mode control					

## Timers (Continued)



#### FIGURE 8. Timer in Input Capture Mode

The timer mode control bits (TxC3, TxC2 and TxC1) are detailed below:

TxC3	TxC2	TxC1	Timer Mode	Interrupt A Source	Interrupt B Source	Timer Counts Or
0	0	0	MODE 2 (External	Timer	Pos. TxB	TxA
			Event Counter)	Underflow	Edge	Pos. Edge
0	0	1	MODE 2 (External	Timer	Pos. TxB	TxA
			Event Counter)	Underflow	Edge	Neg. Edge
1	0	1	MODE 1 (PWM)	Autoreload	Autoreload	t <sub>c</sub>
			TxA Toggle	RA	RB	
1	0	0	MODE 1 (PWM)	Autoreload	Autoreload	t <sub>c</sub>
			No TxA Toggle	RA	RB	
0	1	0	MODE 3 (Capture)	Pos. TxA	Pos. TxB	t <sub>c</sub>
			Captures:	Edge or	Edge	
			TxA Pos. Edge	Timer		
			TxB Pos. Edge	Underflow		
1	1	0	MODE 3 (Capture)	Pos. TxA	Neg. TxB	t <sub>c</sub>
			Captures:	Edge or	Edge	
			TxA Pos. Edge	Timer		
			TxB Neg. Edge	Underflow		
0	1	1	MODE 3 (Capture)	Neg. TxA	Pos. TxB	t <sub>c</sub>
			Captures:	Edge or	Edge	
			TxA Neg. Edge	Timer		
			TxB Pos. Edge	Underflow		
1	1	1	MODE 3 (Capture)	Neg. TxA	Neg. TxB	t <sub>c</sub>
			Captures:	Edge or	Edge	
			TxA Neg. Edge	Timer		
			TxB Neg. Edge	Underflow		

### **Power Save Modes**

The device offers the user two power save modes of operation: HALT and IDLE. In the HALT mode, all microcontroller activities are stopped. In the IDLE mode, the on-board oscillator circuitry and timer T0 are active but all other microcontroller activities are stopped. In either mode, all on-board RAM, registers, I/O states, and timers (with the exception of T0) are unaltered.

#### HALT MODE

The device is placed in the HALT mode by writing a "1" to the HALT flag (G7 data bit). All microcontroller activities, including the clock, timers, are stopped. The WATCHDOG logic is disabled during the HALT mode. However, the clock monitor circuitry, if enabled, remains active and will cause the

## Power Save Modes (Continued)

WATCHDOG output pin (WDOUT) to go low. If the HALT mode is used and the user does not want to activate the WDOUT pin, the Clock Monitor should be disabled after the device comes out of reset (resetting the Clock Monitor control bit with the first write to the WDSVR register). In the HALT mode, the power requirements are minimal and the applied voltage ( $V_{CC}$ ) may be decreased to Vr (Vr = 2.0V) without altering the state of the machine.

The device supports three different ways of exiting the HALT mode. The first method of exiting the HALT mode is with the Multi-Input Wakeup feature on the L port. The second method is with a low to high transition on the CKO (G7) pin. This method precludes the use of the crystal clock configuration (since CKO becomes a dedicated output), and so may be used with an RC clock configuration. The third method of exiting the HALT mode is by pulling the RESET pin low.

Since a crystal or ceramic resonator may be selected as the oscillator, the Wakeup signal is not allowed to start the chip running immediately since crystal oscillators and ceramic resonators have a delayed start up time to reach full amplitude and frequency stability. The IDLE timer is used to generate a fixed delay to ensure that the oscillator has indeed stabilized before allowing instruction execution. In this case, upon detecting a valid Wakeup signal, only the oscillator circuitry is enabled. The IDLE timer is loaded with a value of 256 and is clocked with the  $t_c$  instruction cycle clock. The  $t_c$ clock is derived by dividing the oscillator clock down by a factor of 10. The Schmitt trigger following the CKI inverter on the chip ensures that the IDLE timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specifications. This Schmitt trigger is not part of the oscillator closed loop. The startup timeout from the IDLE timer enables the clock signals to be routed to the rest of the chip.

If an RC clock option is being used, the fixed delay is introduced optionally. A control bit, CLKDLY, mapped as configuration bit G7, controls whether the delay is to be introduced or not. The delay is included if CLKDLY is set, and excluded if CLKDLY is reset. The CLKDLY bit is cleared on reset.

The WATCHDOG detector circuit is inhibited during the HALT mode. However, the clock monitor circuit, if enabled, remains active during HALT mode in order to ensure a clock monitor error if the device inadvertently enters the HALT mode as a result of a runaway program or power glitch.

#### IDLE MODE

The device is placed in the IDLE mode by writing a "1" to the IDLE flag (G6 data bit). In this mode, all activity, except the associated on-board oscillator circuitry, the WATCHDOG logic, the clock monitor and the IDLE Timer T0, is stopped. As with the HALT mode, the device can be returned to nor-

mal operation with a reset, or with a Multi-Input Wake-up from the L Port. Alternately, the microcontroller resumes normal operation from the IDLE mode when the thirteenth bit (representing 4.096 ms at internal clock frequency of 1 MHz,  $t_c = 1 \ \mu$ s) of the IDLE Timer toggles.

This toggle condition of the thirteenth bit of the IDLE Timer T0 is latched into the T0PND pending flag.

The user has the option of being interrupted with a transition on the thirteenth bit of the IDLE Timer T0. The interrupt can be enabled or disabled via the T0EN control bit. Setting the T0EN flag enables the interrupt and vice versa.

The user can enter the IDLE mode with the Timer T0 interrupt enabled. In this case, when the T0PND bit gets set, the device will first execute the Timer T0 interrupt service routine and then return to the instruction following the "Enter Idle Mode" instruction.

Alternatively, the user can enter the IDLE mode with the IDLE Timer T0 interrupt disabled. In this case, the device will resume normal operation with the instruction immediately following the "Enter IDLE Mode" instruction.

Note: It is necessary to program two NOP instructions following both the set HALT mode and set IDLE mode instructions. These NOP instructions are necessary to allow clock resynchronization following the HALT or IDLE modes. Due to the on-board 8k EPROM with port recreation logic, the HALT/IDLE current is much higher compared to the equivalent masked device (COP888CL/COP884CL).

## Multi-Input Wakeup

The Multi-Input Wakeup feature is used to return (wakeup) the device from either the HALT or IDLE modes. Alternately Multi-Input Wakeup/Interrupt feature may also be used to generate up to 8 edge selectable external interrupts.

Figure 9 shows the Multi-Input Wakeup logic.



#### FIGURE 9. Multi-Input Wake Up Logic

The Multi-Input Wakeup feature utilizes the L Port. The user selects which particular L port bit (or combination of L Port bits) will cause the device to exit the HALT or IDLE modes. The selection is done through the Reg: WKEN. The Reg: WKEN is an 8-bit read/write register, which contains a control bit for every L port bit. Setting a particular WKEN bit enables a Wakeup from the associated L port pin.

The user can select whether the trigger condition on the selected L Port pin is going to be either a positive edge (low to high transition) or a negative edge (high to low transition). This selection is made via the Reg: WKEDG, which is an 8-bit control register with a bit assigned to each L Port pin. Setting the control bit will select the trigger condition to be a negative edge on that particular L Port pin. Resetting the bit selects the trigger condition to be a positive edge. Changing an edge select entails several steps in order to avoid a pseudo Wakeup condition as a result of the edge change. First, the associated WKEN bit should be reset, followed by the edge select change in WKEDG. Next, the associated WKPND bit should be cleared, followed by the associated WKEN bit being re-enabled.

An example may serve to clarify this procedure. Suppose we wish to change the edge select from positive (low going high) to negative (high going low) for L Port bit 5, where bit 5 has previously been enabled for an input interrupt. The program would be as follows:

RBIT	5,	WKEN
SBIT	5,	WKEDG
RBIT	5,	WKPND
SBIT	5,	WKEN

If the L port bits have been used as outputs and then changed to inputs with Multi-Input Wakeup/Interrupt, a safety procedure should also be followed to avoid inherited pseudo wakeup conditions. After the selected L port bits have been changed from output to input but before the associated WKEN bits are enabled, the associated edge select bits in WKEDG should be set or reset for the desired edge selects, followed by the associated WKPND bits being cleared.

This same procedure should be used following reset, since the L port inputs are left floating as a result of reset.

The occurrence of the selected trigger condition for Multi-Input Wakeup is latched into a pending register called WKPND. The respective bits of the WKPND register will be set on the occurrence of the selected trigger edge on the corresponding Port L pin. The user has the responsibility of clearing these pending flags. Since WKPND is a pending register for the occurrence of selected wakeup conditions, the device will not enter the HALT mode if any Wakeup bit is both enabled and pending. Consequently, the user has the responsibility of clearing the pending flags before attempting to enter the HALT mode.

The WKEN, WKPND and WKEDG are all read/write registers, and are cleared at reset.

#### PORT L INTERRUPTS

Port L provides the user with an additional eight fully selectable, edge sensitive interrupts which are all vectored into the same service subroutine.

The interrupt from Port L shares logic with the wake up circuitry. The register WKEN allows interrupts from Port L to be individually enabled or disabled. The register WKEDG specifies the trigger condition to be either a positive or a negative edge. Finally, the register WKPND latches in the pending trigger conditions.

The GIE (Global Interrupt Enable) bit enables the interrupt function. A control flag, LPEN, functions as a global interrupt enable for Port L interrupts. Setting the LPEN flag will enable interrupts and vice versa. A separate global pending flag is not needed since the register WKPND is adequate.

Since Port L is also used for waking the device out of the HALT or IDLE modes, the user can elect to exit the HALT or

## Multi-Input Wakeup (Continued)

IDLE modes either with or without the interrupt enabled. If he elects to disable the interrupt, then the device will restart execution from the instruction immediately following the instruction that placed the microcontroller in the HALT or IDLE modes. In the other case, the device will first execute the interrupt service routine and then revert to normal operation.

The Wakeup signal will not start the chip running immediately since crystal oscillators or ceramic resonators have a finite start up time. The IDLE Timer (T0) generates a fixed delay to ensure that the oscillator has indeed stabilized before allowing the execution of instructions. In this case, upon detecting a valid Wakeup signal, only the oscillator circuitry and the IDLE Timer T0 are enabled. The IDLE Timer is loaded with a value of 256 and is clocked from the t<sub>c</sub> instruction cycle clock. The t<sub>c</sub> clock is derived by dividing down the oscillator clock by a factor of 10. A Schmitt trigger following the CKI on-chip inverter ensures that the IDLE timer is clocked only when the oscillator has a sufficiently large amplitude to

meet the Schmitt trigger specifications. This Schmitt trigger is not part of the oscillator closed loop. The startup timeout from the IDLE timer enables the clock signals to be routed to the rest of the chip.

If the RC clock option is used, the fixed delay is under software control. A control flag, CLKDLY, in the G7 configuration bit allows the clock start up delay to be optionally inserted. Setting CLKDLY flag high will cause clock start up delay to be inserted and resetting it will exclude the clock start up delay. The CLKDLY flag is cleared during reset, so the clock start up delay is not present following reset with the RC clock options.

## Interrupts

The device supports a vectored interrupt scheme. It supports a total of ten interrupt sources. The following table lists all the possible interrupt sources, their arbitration ranking and the memory locations reserved for the interrupt vector for each source.

Arbitration Ranking	Source	Description	Vector Address Hi-Low Byte
(1) Highest	Software	INTR Instruction	0yFE-0yFF
(2)	Reserved	for Future Use	0yFC-0yFD
(3)	External	Pin G0 Edge	0yFA-0yFB
(4)	Timer T0	Underflow	0yF8-0yF9
(5)	Timer T1	T1A/Underflow	0yF6-0yF7
(6)	Timer T1	T1B	0yF4–0yF5
(7)	MICROWIRE/PLUS	BUSY Goes Low	0yF2-0yF3
(8)	Reserved	for Future Use	0yF0-0yF1
(9)	Reserved	for UART	0yEE-0yEF
(10)	Reserved	for UART	0yEC-0yED
(11)	Timer T2	T2A/Underflow	0yEA-0yEB
(12)	Timer T2	T2B	0yE8-0yE9
(13)	Reserved	for Future Use	0yE6-0yE7
(14)	Reserved	for Future Use	0yE4-0yE5
(15)	Port L/Wakeup	Port L Edge	0yE2-0yE3
(16) Lowest	Default	VIS Instr. Execution without Any Interrupts	0yE0-0yE1

**Note 8:** y is VIS page,  $y \neq 0$ .

Two bytes of program memory space are reserved for each interrupt source. All interrupt sources except the software interrupt are maskable. Each of the maskable interrupts have an Enable bit and a Pending bit. A maskable interrupt is active if its associated enable and pending bits are set. If GIE = 1 and an interrupt is active, then the processor will be interrupted as soon as it is ready to start executing an instruction except if the above conditions happen during the Software Trap service routine. This exception is described in the Software Trap sub-section.

The interruption process is accomplished with the INTR instruction (opcode 00), which is jammed inside the Instruction Register and replaces the opcode about to be executed. The following steps are performed for every interrupt:

- 1. The GIE (Global Interrupt Enable) bit is reset.
- 2. The address of the instruction about to be executed is pushed into the stack.

3. The PC (Program Counter) branches to address 00FF. This procedure takes 7 t<sub>c</sub> cycles to execute.

At this time, since GIE = 0, other maskable interrupts are disabled. The user is now free to do whatever context switching is required by saving the context of the machine in the stack with PUSH instructions. The user would then program a VIS (Vector Interrupt Select) instruction in order to branch to the interrupt service routine of the highest priority interrupt enabled and pending at the time of the VIS. Note that this is not necessarily the interrupt that caused the branch to address location 00FF Hex prior to the context switching.

Thus, if an interrupt with a higher rank than the one which caused the interruption becomes active before the decision of which interrupt to service is made by the VIS, then the interrupt with the higher rank will override any lower ones and will be acknowledged. The lower priority interrupt(s) are still

#### Interrupts (Continued)

pending, however, and will cause another interrupt immediately following the completion of the interrupt service routine associated with the higher priority interrupt just serviced. This lower priority interrupt will occur immediately following the RETI (Return from Interrupt) instruction at the end of the interrupt service routine just completed.

Inside the interrupt service routine, the associated pending bit has to be cleared by software. The RETI (Return from Interrupt) instruction at the end of the interrupt service routine will set the GIE (Global Interrupt Enable) bit, allowing the processor to be interrupted again if another interrupt is active and pending.

The VIS instruction looks at all the active interrupts at the time it is executed and performs an indirect jump to the beginning of the service routine of the one with the highest rank.

The addresses of the different interrupt service routines, called vectors, are chosen by the user and stored in ROM in a table starting at 01E0 (assuming that VIS is located between 00FF and 01DF). The vectors are 15-bit wide and therefore occupy 2 ROM locations.

VIS and the vector table must be located in the same 256-byte block (0y00 to 0yFF) except if VIS is located at the last address of a block. In this case, the table must be in the next block. The vector table cannot be inserted in the first 256-byte block.

The vector of the maskable interrupt with the lowest rank is located at 0yE0 (Hi-Order byte) and 0yE1 (Lo-Order byte) and so forth in increasing rank number. The vector of the maskable interrupt with the highest rank is located at 0yFA (Hi-Order byte) and 0yFB (Lo-Order byte).

The Software Trap has the highest rank and its vector is located at 0yFE and 0yFF.

If, by accident, a VIS gets executed and no interrupt is active, then the PC (Program Counter) will branch to a vector located at 0yE0–0yE1.

#### WARNING

A Default VIS interrupt handler routine must be present. As a minimum, this handler should confirm that the GIE bit is cleared (this indicates that the interrupt sequence has been taken), take care of any required housekeeping, restore context and return. Some sort of Warm Restart procedure should be implemented. These events can occur without any error on the part of the system designer or programmer.

Note: There is always the possibility of an interrupt occurring during an instruction which is attempting to reset the GIE bit or any other interrupt enable bit. If this occurs when a single cycle instruction is being used to reset the interrupt enable bit, the interrupt enable bit will be reset but an interrupt may still occur. This is because interrupt processing is started at the same time as the interrupt bit is being reset. To avoid this scenario, the user should always use a two, three, or four cycle instruction to reset interrupt enable bits.

Figure 10 shows the Interrupt block diagram.



FIGURE 10. COP888CL Interrupt Block Diagram

#### SOFTWARE TRAP

The Software Trap (ST) is a special kind of non-maskable interrupt which occurs when the INTR instruction (used to acknowledge interrupts) is fetched from ROM and placed inside the instruction register. This may happen when the PC is pointing beyond the available ROM address space or when the stack is over-popped. When an ST occurs, the user can re-initialize the stack pointer and do a recovery procedure (similar to reset, but not necessarily containing all of the same initialization procedures) before restarting.

The occurrence of an ST is latched into the ST pending bit. The GIE bit is not affected and the ST pending bit **(not accessible by the user)** is used to inhibit other interrupts and to direct the program to the ST service routine with the VIS instruction. The RPND instruction is used to clear the software interrupt pending bit. This bit is also cleared on reset.

## Interrupts (Continued)

The ST has the highest rank among all interrupts.

Nothing (except another ST) can interrupt an ST being serviced.

## WATCHDOG

The device contains a WATCHDOG and clock monitor. The WATCHDOG is designed to detect the user program getting stuck in infinite loops resulting in loss of program control or "runaway" programs. The Clock Monitor is used to detect the absence of a clock or a very slow clock below a specified rate on the CKI pin.

The WATCHDOG consists of two independent logic blocks: WD UPPER and WD LOWER. WD UPPER establishes the upper limit on the service window and WD LOWER defines the lower limit of the service window.

Servicing the WATCHDOG consists of writing a specific value to a WATCHDOG Service Register named WDSVR which is memory mapped in the RAM. This value is composed of three fields, consisting of a 2-bit Window Select, a 5-bit Key Data field, and the 1-bit Clock Monitor Select field. *Table 3* shows the WDSVR register.

TABLE 3.	WATCHDOG	Service	Register	(WDSVR)	
		00.1100	regiotor	(112011)	

	dow lect	Key Data				Clock Monitor	
Х	Х	0	1	1	0	0	Y
7	6	5	4	3	2	1	0

The lower limit of the service window is fixed at 2048 instruction cycles. Bits 7 and 6 of the WDSVR register allow the user to pick an upper limit of the service window.

Table IV shows the four possible combinations of lower and upper limits for the WATCHDOG service window. This flexibility in choosing the WATCHDOG service window prevents any undue burden on the user software.

Bits 5, 4, 3, 2 and 1 of the WDSVR register represent the 5-bit Key Data field. The key data is fixed at 01100. Bit 0 of the WDSVR Register is the Clock Monitor Select bit.

TABLE 4. WATCHDOG Service Window Select

WDSVR	WDSVR	Service Window
Bit 7	Bit 6	(Lower-Upper Limits)
0	0	2k–8k t <sub>c</sub> Cycles
0	1	2k–16k t <sub>c</sub> Cycles
1	0	2k–32k t <sub>c</sub> Cycles
1	1	2k–64k t <sub>c</sub> Cycles

## **Clock Monitor**

The Clock Monitor aboard the device can be selected or deselected under program control. The Clock Monitor is guaranteed not to reject the clock if the instruction cycle clock ( $1/t_c$ ) is greater or equal to 10 kHz. This equates to a clock input rate on CKI of greater or equal to 100 kHz.

## **WATCHDOG Operation**

The WATCHDOG and Clock Monitor are disabled during reset. The device comes out of reset with the WATCHDOG armed, the WATCHDOG Window Select (bits 6, 7 of the WDSVR Register) set, and the Clock Monitor bit (bit 0 of the WDSVR Register) enabled. Thus, a Clock Monitor error will occur after coming out of reset, if the instruction cycle clock frequency has not reached a minimum specified value, including the case where the oscillator fails to start.

The WDSVR register can be written to only once after reset and the key data (bits 5 through 1 of the WDSVR Register) must match to be a valid write. This write to the WDSVR register involves two irrevocable choices: (i) the selection of the WATCHDOG service window (ii) enabling or disabling of the Clock Monitor. Hence, the first write to WDSVR Register involves selecting or deselecting the Clock Monitor, select the WATCHDOG service window and match the WATCHDOG key data. Subsequent writes to the WDSVR register will compare the value being written by the user to the WATCH-DOG service window value and the key data (bits 7 through 1) in the WDSVR Register. *Table 5* shows the sequence of events that can occur.

The user must service the WATCHDOG at least once before the upper limit of the service window expires. The WATCH-DOG may not be serviced more than once in every lower limit of the service window. The user may service the WATCHDOG as many times as wished in the time period between the lower and upper limits of the service window. The first write to the WDSVR Register is also counted as a WATCHDOG service.

The WATCHDOG has an output pin associated with it. This is the WDOUT pin, on pin 1 of the port G. WDOUT is active low. The WDOUT pin is in the high impedance state in the inactive state. Upon triggering the WATCHDOG, the logic will pull the WDOUT (G1) pin low for an additional 16  $t_c$ -32  $t_c$  cycles after the signal level on WDOUT pin goes below the lower Schmitt trigger threshold. After this delay, the device will stop forcing the WDOUT output low.

The WATCHDOG service window will restart when the WD-OUT pin goes high. It is recommended that the user tie the WDOUT pin back to  $\rm V_{CC}$  through a resistor in order to pull WDOUT high.

A WATCHDOG service while the WDOUT signal is active will be ignored. The state of the WDOUT pin is not guaranteed on reset, but if it powers up low then the WATCHDOG will time out and WDOUT will enter high impedance state.

## WATCHDOG Operation (Continued)

Key Data	Window Data	Clock Monitor	Action
Match	Match	Match	Valid Service: Restart Service Window
Don't Care	Mismatch	Don't Care	Error: Generate WATCHDOG Output
Mismatch	Don't Care	Don't Care	Error: Generate WATCHDOG Output
Don't Care	Don't Care	Mismatch	Error: Generate WATCHDOG Output

#### **TABLE 5. WATCHDOG Service Actions**

#### TABLE 6. MICROWIRE/PLUS Master Mode Clock Select

SL1	SL0	SK
0	0	2 x t <sub>c</sub>
0	1	4 x t <sub>c</sub>
1	х	8 x t <sub>c</sub>

#### Where $t_c$ is the instruction cycle clock

The CLOCK MONITOR forces the G1 pin low upon detecting a clock frequency error. The CLOCK MONITOR error will continue until the clock frequency has reached the minimum specified value, after which the G1 output will enter the high impedance TRI-STATE mode following 16  $t_c$ -32  $t_c$  clock cycles. The CLOCK MONITOR generates a continual CLOCK MONITOR error if the oscillator fails to start, or fails to reach the minimum specified frequency. The specification for the CLOCK MONITOR is as follows:

 $1/t_c > 10 \text{ kHz}$ —No clock rejection.

 $1/t_c$  < 10 Hz—Guaranteed clock rejection.

#### WATCHDOG AND CLOCK MONITOR SUMMARY

The following salient points regarding the WATCHDOG and CLOCK MONITOR should be noted:

- Both WATCHDOG and CLOCK MONITOR detector circuits are inhibited during RESET.
- Following RESET, the WATCHDOG and CLOCK MONI-TOR are both enabled, with the WATCHDOG having the maximum service window selected.
- The WATCHDOG service window and CLOCK MONI-TOR enable/disable option can only be changed once, during the initial WATCHDOG service following RESET.
- The initial WATCHDOG service must match the key data value in the WATCHDOG Service register WDSVR in order to avoid a WATCHDOG error.
- Subsequent WATCHDOG services must match all three data fields in WDSVR in order to avoid WATCHDOG errors.
- The correct key data value cannot be read from the WATCHDOG Service register WDSVR. Any attempt to read this key data value of 01100 from WDSVR will read as key data value of all 0's.
- The WATCHDOG detector circuit is inhibited during both the HALT and IDLE modes.
- The CLOCK MONITOR detector circuit is active during both the HALT and IDLE modes. Consequently, the device inadvertently entering the HALT mode will be detected as a CLOCK MONITOR error (provided that the CLOCK MONITOR enable option has been selected by the program).

- With the single-pin R/C oscillator mask option selected and the CLKDLY bit reset, the WATCHDOG service window will resume following HALT mode from where it left off before entering the HALT mode.
- With the crystal oscillator mask option selected, or with the single-pin R/C oscillator mask option selected and the CLKDLY bit set, the WATCHDOG service window will be set to its selected value from WDSVR following HALT. Consequently, the WATCHDOG should not be serviced for at least 2048 instruction cycles following HALT, but must be serviced within the selected window to avoid a WATCHDOG error.
- The IDLE timer T0 is not initialized with RESET.
- The user can sync into the IDLE counter cycle with an IDLE counter (T0) interrupt or by monitoring the T0PND flag. The T0PND flag is set whenever the thirteenth bit of the IDLE counter toggles (every 4096 instruction cycles). The user is responsible for resetting the T0PND flag.
- A hardware WATCHDOG service occurs just as the device exits the IDLE mode. Consequently, the WATCH-DOG should not be serviced for at least 2048 instruction cycles following IDLE, but must be serviced within the selected window to avoid a WATCHDOG error.
- Following RESET, the initial WATCHDOG service (where the service window and the Clock Monitor enable/disable must be selected) may be programmed anywhere within the maximum service window (65,536 instruction cycles) initialized by RESET. Note that this initial WATCHDOG service may be programmed within the initial 2048 instruction cycles without causing a WATCHDOG error.

### **Detection of Illegal Conditions**

The device can detect various illegal conditions resulting from coding errors, transient noise, power supply voltage drops, runaway programs, etc.

Reading of undefined ROM gets zeros. The opcode for software interrupt is zero. If the program fetches instructions from undefined ROM, this will force a software interrupt, thus signaling that an illegal condition has occurred.

The subroutine stack grows down for each call (jump to subroutine), interrupt, or PUSH, and grows up for each return or POP. The stack pointer is initialized to RAM location 06F Hex during reset. Consequently, if there are more returns than calls, the stack pointer will point to addresses 070 and 071 Hex (which are undefined RAM). Undefined RAM from addresses 070 to 07F Hex is read as all 1's, which in turn will cause the program to return to address 7FFF Hex. This is an undefined ROM location and the instruction fetched (all 0's) from this location will generate a software interrupt signaling an illegal condition.

Thus, the chip can detect the following illegal conditions:

1. Executing from undefined ROM

## **Detection of Illegal Conditions**

(Continued)

2. Over "POP"ing the stack by having more returns than calls.

When the software interrupt occurs, the user can re-initialize the stack pointer and do a recovery procedure before restarting (this recovery program is probably similar to that following reset, but might not contain the same program initialization procedures).

## **MICROWIRE/PLUS**

MICROWIRE/PLUS is a serial synchronous communications interface. The MICROWIRE/PLUS capability enables the device to interface with any of National Semiconductor's MICROWIRE peripherals (i.e. A/D converters, display drivers, E<sup>2</sup>PROMs etc.) and with other microcontrollers which support the MICROWIRE interface. It consists of an 8-bit serial shift register (SIO) with serial data input (SI), serial data output (SO) and serial shift clock (SK). *Figure 11* shows a block diagram of the MICROWIRE logic.

The shift clock can be selected from either an internal source or an external source. Operating the MICROWIRE/PLUS arrangement with the internal clock source is called the Master mode of operation. Similarly, operating the MICROWIRE/ PLUS arrangement with an external shift clock is called the Slave mode of operation.



FIGURE 11. MICROWIRE/PLUS Block Diagram

The CNTRL register is used to configure and control the MICROWIRE/PLUS mode. To use the MICROWIRE/PLUS, the MSEL bit in the CNTRL register is set to one. In the master mode, the SK clock rate is selected by the two bits, SL0 and SL1, in the CNTRL register. *Table 6* details the different clock rates that may be selected.

#### **MICROWIRE/PLUS OPERATION**

Setting the BUSY bit in the PSW register causes the MICROWIRE/PLUS to start shifting the data. It gets reset when eight data bits have been shifted. The user may reset the BUSY bit by software to allow less than 8 bits to shift. If

enabled, an interrupt is generated when eight data bits have been shifted. The device may enter the MICROWIRE/PLUS mode either as a Master or as a Slave. *Figure 12* shows how two COP888 microcontrollers and several peripherals may be interconnected using the MICROWIRE/PLUS arrangements.

#### Warning

The SIO register should only be loaded when the SK clock is low. Loading the SIO register while the SK clock is high will result in undefined data in the SIO register. SK clock is normally low when not shifting.

Setting the BUSY flag when the input SK clock is high in the MICROWIRE/PLUS slave mode may cause the current SK clock for the SIO shift register to be narrow. For safety, the BUSY flag should only be set when the input SK clock is low.

#### MICROWIRE/PLUS Master Mode Operation

In the MICROWIRE/PLUS Master mode of operation the shift clock (SK) is generated internally. The MICROWIRE Master always initiates all data exchanges. The MSEL bit in the CNTRL register must be set to enable the SO and SK functions onto the G Port. The SO and SK pins must also be selected as outputs by setting appropriate bits in the Port G configuration register. *Table 7* summarizes the bit settings required for Master mode of operation.

#### MICROWIRE/PLUS Slave Mode Operation

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G Port. The SK pin must be selected as an input and the SO pin is selected as an output pin by setting and resetting the appropriate bit in the Port G configuration register. *Table 7* summarizes the settings required to enter the Slave mode of operation.

The user must set the BUSY flag immediately upon entering the Slave mode. This will ensure that all data bits sent by the Master will be shifted properly. After eight clock pulses the BUSY flag will be cleared and the sequence may be repeated.

#### Alternate SK Phase Operation

The device allows either the normal SK clock or an alternate phase SK clock to shift data in and out of the SIO register. In both the modes the SK is normally low. In the normal mode data is shifted in on the rising edge of the SK clock and the data is shifted out on the falling edge of the SK clock. The SIO register is shifted on each falling edge of the SK clock in the normal mode. In the alternate SK phase mode the SIO register is shifted on the rising edge of the SK clock.

A control flag, SKSEL, allows either the normal SK clock or the alternate SK clock to be selected. Resetting SKSEL causes the MICROWIRE/PLUS logic to be clocked from the normal SK signal. Setting the SKSEL flag selects the alternate SK clock. The SKSEL is mapped into the G6 configuration bit. The SKSEL flag will power up in the reset condition, selecting the normal SK signal.

## MICROWIRE/PLUS (Continued)

TABLE 7.					
G4 (SO) Config. Bit	G5 (SK) Config. Bit	G4 Fun.	G5 Fun.	Operation	
1	1	SO	Int. SK	MICROWIRE/PLUS Master	
0	1	TRI-STATE	Int. SK	MICROWIRE/PLUS Master	
1	0	SO	Ext. SK	MICROWIRE/PLUS Slave	
0	0	TRI-STATE	Ext. SK	MICROWIRE/PLUS Slave	

This table assumes that the control flag MSEL is set.



FIGURE 12. MICROWIRE/PLUS Application

## Memory Map

All RAM, ports and registers (except A and PC) are mapped into data memory address space

Address	Contents
00 to 6F	On-Chip RAM bytes
70 to BF	Unused RAM Address Space
C0	Timer T2 Lower Byte
C1	Timer T2 Upper Byte
C2	Timer T2 Autoload Register T2RA Lower Byte
C3	Timer T2 Autoload Register T2RA Upper Byte
C4	Timer T2 Autoload Register T2RB Lower Byte
C5	Timer T2 Autoload Register T2RB Upper Byte
C6	Timer T2 Control Register
C7	WATCHDOG Service Register (Reg:WDSVR)
C8	MIWU Edge Select Register (Reg:WKEDG)
C9	MIWU Enable Register (Reg:WKEN)
CA	MIWU Pending Register (Reg:WKPND)
CB to CF	Reserved
D0	Port L Data Register
D1	Port L Configuration Register
D2	Port L Input Pins (Read Only)
D3	Reserved for Port L
D4	Port G Data Register
D5	Port G Configuration Register
D6	Port G Input Pins (Read Only)

Address	Contents	
D7	Port I Input Pins (Read Only)	
D8	Port C Data Register	
D9	Port C Configuration Register	
DA	Port C Input Pins (Read Only)	
DB	Reserved for Port C	
DC	Port D Data Register	
DD to DF	Reserved for Port D	
E0 to E5	Reserved	
E6	Timer T1 Autoload Register T1RB Lower Byte	
E7	Timer T1 Autoload Register T1RB Upper Byte	
E8	ICNTRL Register	
E9	MICROWIRE Shift Register	
EA	Timer T1 Lower Byte	
EB	Timer T1 Upper Byte	
EC	Timer T1 Autoload Register T1RA Lower Byte	
ED	Timer T1 Autoload Register T1RA Upper Byte	
EE	CNTRL Control Register	
EF	PSW Register	
F0 to FB	On-Chip RAM Mapped as Registers	
FC	X Register	
FD	SP Register	
FE	B Register	
FF	Reserved	

Note 9: Reading memory locations 70-7F Hex will return all ones. Reading other unused memory locations will return undefined data.

## Addressing Modes

There are ten addressing modes, six for operand addressing and four for transfer of control.

#### **OPERAND ADDRESSING MODES**

#### **Register Indirect**

This is the "normal" addressing mode. The operand is the data memory addressed by the B pointer or X pointer.

## Register Indirect (with auto post increment or decrement of pointer)

This addressing mode is used with the LD and X instructions. The operand is the data memory addressed by the B pointer or X pointer. This is a register indirect mode that automatically post increments or decrements the B or X register after executing the instruction.

#### Direct

The instruction contains an 8-bit address field that directly points to the data memory for the operand.

#### Immediate

The instruction contains an 8-bit immediate field as the operand.

#### Short Immediate

This addressing mode is used with the Load B Immediate instruction. The instruction contains a 4-bit immediate field as the operand.

#### Indirect

This addressing mode is used with the LAID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC) for accessing a data operand from the program memory.

#### TRANSFER OF CONTROL ADDRESSING MODES

#### Relative

This mode is used for the JP instruction, with the instruction field being added to the program counter to get the new program location. JP has a range from -31 to +32 to allow a

## **Instruction Set**

#### **Register and Symbol Definition**

	Registers		
A	8-Bit Accumulator Register		
В	8-Bit Address Register		
Х	8-Bit Address Register		
SP	8-Bit Stack Pointer Register		
PC	15-Bit Program Counter Register		
PU	Upper 7 Bits of PC		
PL	Lower 8 Bits of PC		
С	1 Bit of PSW Register for Carry		
HC	1 Bit of PSW Register for Half Carry		
GIE	1 Bit of PSW Register for Global Interrupt		
	Enable		
VU	Interrupt Vector Upper Byte		
VL	Interrupt Vector Lower Byte		
	Symbols		
[B]	Memory Indirectly Addressed by B Register		

1-byte relative jump (JP + 1 is implemented by a NOP instruction). There are no "pages" when using JP, since all 15 bits of PC are used.

#### Absolute

This mode is used with the JMP and JSR instructions, with the instruction field of 12 bits replacing the lower 12 bits of the program counter (PC). This allows jumping to any location in the current 4k program memory segment.

#### Absolute Long

This mode is used with the JMPL and JSR instructions, with the instruction field of 12 bits replacing the lower 12 bits of the program counter (PC). This allows jumping to any location up to 32k in the program memory space.

#### Indirect

This mode is used with the JID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC) for accessing a location in the program memory. The contents of this program memory location serve as a partial address (lower 8 bits of PC) for the jump to the next instruction.

Note: The VIS is a special case of the Indirect Transfer of Control addressing mode, where the double byte vector associated with the interrupt is transferred from adjacent addresses in the program memory into the program counter (PC) in order to jump to the associated interrupt service routine.

Symbols			
[X]	Memory Indirectly Addressed by X Register		
MD	Direct Addressed Memory		
Mem	Direct Addressed Memory or [B]		
Meml	Direct Addressed Memory or [B] or Immediate Data		
Imm	8-Bit Immediate Data		
Reg	Register Memory: Addresses F0 to FF (Includes B, X and SP)		
Bit	Bit Number (0 to 7)		
$\leftarrow$	Loaded with		
$\leftrightarrow$	E changed with		

## Instruction Set (Continued)

ADD	A,Meml	ADD	A←A + Meml
ADC	A,Meml	ADD with Carry	$A \leftarrow A + Meml + C, C \leftarrow Carry,$
			HC←Half Carry
SUBC	A,Meml	Subtract with Carry	$A \leftarrow A - MemI + C, C \leftarrow Carry,$
			HC←Half Carry
AND	A,Meml	Logical AND	A←A and MemI
ANDSZ	A,Imm	Logical AND Immed., Skip if Zero	Skip next if (A and Imm) = 0
OR	A,Meml	Logical OR	A←A or Meml
XOR	A,Meml	Logical EXclusive OR	A←A xor Meml
IFEQ	MD,Imm	IF EQual	Compare MD and Imm, Do next if MD = Imm
IFEQ	A,Meml	IF EQual	Compare A and Meml, Do next if A = Meml
IFNE	A,Meml	IF Not Equal	Compare A and Meml, Do next if A ≠ Meml
IFGT	A,Meml	IF Greater Than	Compare A and Meml, Do next if A > Meml
IFBNE	#	If B Not Equal	Do next if lower 4 bits of B ≠ Imm
DRSZ	Reg	Decrement Reg., Skip if Zero	Reg←Reg– 1, Skip if Reg = 0
SBIT	#,Mem	Set BIT	1 to bit, Mem (bit = 0 to 7 immediate)
RBIT	#,Mem	Reset BIT	0 to bit, Mem
IFBIT	#,Mem	IF BIT	If bit in A or Mem is true do next instruction
RPND		Reset PeNDing Flag	Reset Software Interrupt Pending Flag
Х	A,Mem	EXchange A with Memory	A↔Mem
Х	A,[X]	EXchange A with Memory [X]	A⇔[X]
LD	A,Meml	LoaD A with Memory	A←Meml
LD	A,[X]	LoaD A with Memory [X]	A←[X]
LD	B,Imm	LoaD B with Immed.	B←Imm
LD	Mem,Imm	LoaD Memory Immed.	Mem←Imm
LD	Reg,Imm	LoaD Register Memory Immed.	Reg←Imm
Х	A, [B±]	EXchange A with Memory [B]	A↔[B], (B←B±1)
Х	A, [X±]	EXchange A with Memory [X]	A⇔[X], (X←±1)
LD	A, [B±]	LoaD A with Memory [B]	A←[B], (B←B±1)
LD	A, [X±]	LoaD A with Memory [X]	$A \leftarrow [X], (X \leftarrow \pm 1)$
LD	[B±],Imm	LoaD Memory [B] Immed.	[B]←Imm, (B←±1)
CLR	A	CLeaR A	A←0
INC	A	INCrement A	A←A + 1
DEC	A	DECrementA	A←A – 1
LAID		Load A InDirect from ROM	A←ROM (PU,A)
DCOR	A	Decimal CORrect A	A←BCD correction of A (follows ADC, SUBC)
RRC	A	Rotate A Right thru C	$C \leftrightarrow A7 \leftrightarrow \ldots \leftrightarrow A0 \leftrightarrow C$
RLC	A	Rotate A Left thru C	$C \leftarrow A7 \leftarrow \leftarrow A0 \leftarrow C$
SWAP	A	SWAP nibbles of A	A7A4 ↔ A3A0
SC		Set C	C←1, HC←1
RC		Reset C	C←0, HC←0
IFC		IF C	IF C is true, do next instruction
IFNC		IF Not C	If C is not true, do next instruction
POP	А	POP the stack into A	SP←SP + 1, A←[SP]
PUSH	А	PUSH A onto the stack	[SP]←A, SP← SP – 1
VIS		Vector to Interrupt Service Routine	PU←[VU], PL ←[VL]
JMPL	Addr.	Jump absolute Long	PC←ii (ii = 15 bits, 0 to 32k)
JMP	Addr.	Jump absolute	PC90←i (i = 12 bits)
JP	Disp.	Jump relative short	$PC \leftarrow PC + r$ (r is -31 to +32, except 1)

## Instruction Set (Continued)

#### **INSTRUCTION SET** (Continued)

	(		
JSRL	Addr.	Jump SubRoutine Long	[SP]←PL, [SP–1]←PU,SP–2, PC←ii
JSR	Addr.	Jump SubRoutine	[SP]←PL, [SP–1] ←PU,SP–2, PC9…0←i
JID		Jump InDirect	PL←ROM (PU,A)
RET		RETurn from subroutine	SP+2, PL←[SP], PU←[SP–1]
RETSK		RETurn and SKip	SP+2, PL←[SP],PU←[SP–1]
RETI		RETurn from Interrupt	SP+2, PL←[SP],PU←[SP–1],GIE←1
INTR		Generate an Interrupt	[SP]←PL, [SP–1]←PU, SP–2, PC←0FF
NOP		No OPeration	PC←PC+1

## **Instruction Execution Time**

Most instructions are single byte (with immediate addressing mode instructions taking two bytes).

Most single byte instructions take one cycle time to execute.

Skipped instructions require x number of cycles to be skipped, where x equals the number of bytes in the skipped instruction opcode.

See the BYTES and CYCLES per INSTRUCTION table for details.

## Instruction Execution Time (Continued)

#### Bytes and Cycles per Instruction

The following table shows the number of bytes and cycles for each instruction in the format of byte/cycle.

#### Logic and Arithmetic Instructions

	[B]	Direct	Immed.
ADD	1/1	3/4	2/2
ADC	1/1	3/4	2/2
SUBC	1/1	3/4	2/2
AND	1/1	3/4	2/2
OR	1/1	3/4	2/2
XOR	1/1	3/4	2/2
IFEQ	1/1	3/4	2/2
IFGT	1/1	3/4	2/2
IFBNE	1/1		
DRSZ		1/3	
SBIT	1/1	3/4	
RBIT	1/1	3/4	
IFBIT	1/1	3/4	
RPND	1/1		

#### Instructions Using A and C

CLRA	1/1
INCA	1/1
DECA	1/1
LAID	1/3

DCORA	1/1
RRCA	1/1
RLCA	1/1
SWAPA	1/1
SC	1/1
RC	1/1
IFC	1/1
IFNC	1/1
PUSHA	1/3
POPA	1/3
ANDSZ	2/2

#### **Transfer of Control Instructions**

JMPL	3/4
JMP	2/3
JP	1/3
JSRL	3/5
JSR	2/5
JID	1/3
VIS	1/5
RET	1/5
RETSK	1/5
RETI	1/5
INTR	1/7
NOP	1/1

#### Memory Transfer Instructions

	Reg	ister			Register	Indirect	
	Ind	irect	Direct	Immed.	Auto Incr.	and Decr.	
	[B]	[X]			[B+, B–]	[X+, X–]	
X A,*	1/1	1/3	2/3		1/2	1/3	
LD A,*	1/1	1/3	2/3	2/2	1/2	1/3	
LD B, Imm				1/1			(IF B < 16)
LD B, Imm				2/3			(IF B > 15)
LD Mem, Imm	2/2		3/3		2/2		
LD Reg, Imm			2/3				
IFEQ MD, Imm			3/3				

\* = > Memory location addressed by B or X or directly.

									37	AIBB	ЗЭМС	Г					
		0	-	2	с	4	2	9	2	ω	റ	A	Ю	U	Δ	ш	ш
	0	INTR	JP+2	JP+3	JP+4	JP + 5	JP+6	JP+7	JP+8	9+9L	JP+10	JP+11	JP+12	JP+13	JP+14	JP+15	JP+16
	1	JP+17	JP+18	JP+19	JP+20	JP+21	JP+22	JP+23	JP+24	JP+25	JP+26	JP+27	JP+28	JP+29	JP+30	JP+31	JP+32
	2	JMP x000-x0FF	JMP x100-x1FF	JMP x200-x2FF	JMP x300-x3FF	JMP x500-x5FF	JMP x500-x5FF	JMP x600-x6FF	JMP x700-x7FF	JMP x800-x8FF	JMP x900-x9FF	JMP xA00-xAFF	JMP xB00-xBFF	JMP xC00-xCFF	JMP xD00-xDFF	JMP xE00-xEFF	JMP xF00-xFFF
	3	JSR x000-x0FF	JSR x100-x1FF	JSR x200-x2FF	JSR x300-x3FF	JSR x400-x4FF	JSR x500-x5FF	JSR x600-x6FF	JSR x700-x7FF	JSR x800-x8FF	JSR x900-x9FF	JSR xA00-xAFF	JSR xB00-xBFF	JSR xC00-xCFF	JSR xD00-xDFF	JSR xE00-xEFF	JSR xF00-xFFF
	4	IFBNE 0	IFBNE 1	IFBNE 2	IFBNE 3	IFBNE 4	IFBNE 5	IFBNE 6	IFBNE 7	IFBNE 8	IFBNE 9	IFBNE 0A	IFBNE 0B	IFBNE 0C	IFBNE 0D	IFBNE 0E	IFBNE OF
	5	LD B, #0F	LD B, #0E	LD B,	LD B, #0C	LD B, #0B	LD B, #0A	LD B, #09	LD B, #08	LD B, #07	LD B, #06	LD B, #05	LD B, #04	LD B, #03	LD B, #02	LD B, #01	LD B, #00
BBLE	9	ANDSZ A, #i	*	*	*	CLRA	SWAPA	DCORA	PUSHA	RBIT 0, [B]	RBIT 1, [B]	RBIT 2, [B]	RBIT 3, [B]	RBIT 4, [B]	RBIT 5, [B]	RBIT 6, [B]	RBIT 7, [B]
UPPER NIBBLE	7	IFBITL 0, [B]	IFBIT 1, [B]	IFBIT 2. [B]	IFBIT 3, [B]	IFBIT 4, [B]	IFBIT 5, [B]	IFBIT 6, [B]	IFBIT 7, [B]	SBIT 0, [B]	SBIT 1, [B]	SBIT 2, [B]	SBIT 3, [B]	SBIT 4, [B]	SBIT 5, [B]	SBIT 6, [B]	SBIT 7, [B]
IJ	8	ADC A, [B]	SUBC A, [B]	IFEQ A. [B]	IFGT A, [B]	ADD A, [B]	AND A, [B]	XOR A, [B]	or a, [B]	IFC	IFNC	INCA	DECA	POPA	RETSK	RET	RETI
	6	ADC A, #i	SUBC A, #i	IFEQ A. #i	IFGT A, #i	ADD A, #i	AND A, #i	XOR A, #i	OR A, #i	LD A, #i	IFNE A, #i	LD [B+], #i	LD [B-], #i	X A, Md	LD A, Md	LD [B], #i	LD B, #i
	A	RC	sc	X A, [B+]	X A, [B-]	LAID	alı	X A, [B]	*	RLCA	IFEQ Md, #i	LD A, [B+]	LD A, [B-]	JMPL	JSRL	LD A, [B]	*
	В	RRCA	*	X A, [X+]	X A, [X-]	VIS	RPND	X A, [X]	*	NOP	IFNE A, [B]	LD A, [X+]	LD A, [X-]	LD Md, #i	DIR	LD A, [X]	*
	ပ	DRSZ 0F0	DRSZ 0F1	DRSZ 0F2	DRSZ 0F3	DRSZ 0F4	DRSZ 0F5	DRSZ 0F6	DRSZ 0F7	DRSZ 0F8	DRSZ 0F9	DRSZ 0FA	DRSZ 0FB	DRSZ 0FC	DRSZ 0FD	DRSZ 0FE	DRSZ 0FF
	D	LD 0F0, #i	LD 0F1, #i	LD 0F2, #i	LD 0F3, #i	LD 0F4, #i	LD 0F5, #i	LD 0F6, #i	LD 0F7, #i	LD 0F8, #i	LD 0F9, #i	LD 0FA, #i	LD 0FB, #i	LD 0FC, #i	LD 0FD, #i	LD 0FE, #i	LD 0FF, #i
	Е	JP-31	JP-30	JP-29	JP-28	JP-27	JP-26	JP-25	JP-24	JP-23	JP-22	JP-21	JP-20	JP-19	JP-18	JP-17	JP-16
	Ŀ	JP-15	JP-14	JP-13	JP-12	JP-11	JP-10	JP-9	JP-8	JP-7	JP-6	JP-5	JP-4	JP-3	JP-2	JP-1	JP-0

## **COP8 Tools Overview**

National is engaged with an international community of independent 3rd party vendors who provide hardware and software development tool support. Through National's interaction and guidance, these tools cooperate to form a choice of tools that fits each developer's needs.

This section provides a summary of the tool and development kits currently available. Up-to-date information, selection guides, free tools, demos, updates, and purchase information can be obtained at our web site at: www.national.com/cop8.

#### SUMMARY OF TOOLS

#### **COP8 Evaluation Software and Reference Designs**

- COP8–NSEVAL: Software Evaluation package for Windows. A fully integrated evaluation environment for COP8. Includes WCOP8 IDE evaluation version (Integrated Development Environment), COP8-NSASM (Full COP8 Assembler), COP8-MLSIM (COP8 Instruction Level Simulator), COP8C Compiler Demo, DriveWay™ COP8 Device-Driver-Builder Demo, Manuals, Applications Software, and other COP8 technical information.
- COP8–REF-xx: Reference Designs for COP8 Families. Realtime hardware environment with a variety of functions for demonstrating the various capabilities and features of specific COP8 device families. Run Win 95 demo reference software and exercise specific device capabilities.

Includes PCB with pre-programmed COP8, 9v battery for stand-alone operation, assembly listing, full applications source code, BOM, and schematics.

(Add COP8-NSEVAL and an OTP programmer to implement your own software ideas in Assembly Code.)

#### COP8 Starter Kits and Hardware Target Solutions

 COP8-EVAL-xxx: A variety of Multifunction Evaluation, Design Test, and Target Boards for COP8 Families. Realtime target design environments with a selection of peripherals and features including multi I/O, LCD display, keyboard, A/D, D/A, EEPROM, USART, LEDs, and bread-board area. Quickly design, test, and implement a custom target system (some target boards are standalone, and ready for mounting into a standard enclosure), or just evaluate and test your code. Includes COP8-NSDEV with IDE and Assembler, software routines, reference designs, and source code (no p/s).

## COP8 Software Development Languages and Integrated Environments

- COP8-NSDEV: National's COP8 Software Development package for Windows on CD. A fully Integrated Development Environment for COP8. Includes a fully licensed WCOP8 IDE, COP8-NSASM. Plus Manuals, Applications Software, and other COP8 technical information.
- COP8C: ByteCraft C Cross-Compiler and Code Development System. Includes BCLIDE (Integrated Development Environment) for Win32, editor, optimizing C Cross-Compiler, macro cross assembler, BC-Linker, and MetaLinktools support. (DOS/SUN versions available; Compiler is linkable under WCOP8 IDE; Compatible with DriveWay COP8)
- EWCOP8, EWCOP8-M, EWCOP8-BL: IAR ANSI C-Compiler and Embedded Workbench. (M version includes MetaLink debugger support) (BL version: 4k code

limit; no FP). A fully integrated Win32 IDE, ANSI C-Compiler, macro assembler, editor, linker, librarian, and C-Spy high-level simulator/debugger.

#### **COP8** Development Productivity Tools

- DriveWay-COP8: Aisys Corporation COP8 Peripherals Code Generation tool. Automatically generates tested and documented C or Assembly source code modules containing I/O drivers and interrupt handlers for each onchip peripheral. Application specific code can be inserted for customization using the integrated editor. (Compatible with COP8-NSASM, COP8C, and WCOP8 IDE.)
- **COP8-UTILS:** COP8 assembly code examples, device drivers, and utilities to speed up code development. (Included with COP8-NSDEV and COP8-NSEVAL.)
- WCOP8 IDE: KKD COP8 IDE (Integrated Development Environment). Supports COP8C, COP8-NSASM, COP8-MLSIM, DriveWay COP8, and MetaLink debugger under a common Windows Project Management environment. Code development, debug, and emulation tools can be launched from a single project window framework. (Included in COP8-NSDEV and COP8-NSEVAL.)

#### **COP8 Hardware Debug Tools**

- COP8xx-DM: Metalink COP8 Debug Module for nonflash COP8 Families. Windows based development and real-time in-circuit emulation tool, with 100 frame trace, 32k s/w breaks, Enhanced User Interface, MetaLinkDebugger, and COP8 OTP Programmer with sockets. Includes COP8-NSDEV, power supply, DIP and/or SMD emulation cables and adapters.
- IM-COP8: MetaLink iceMASTER<sup>®</sup> for non-flash COP8 devices. Windows based, full featured real-time in-circuit emulator, with 4k trace, 32k s/w breaks, and MetaLink-Windows Debugger. Includes COP8-NSDEV and power supply. Package-specific probes and surface mount adaptors are ordered separately. (Add COP8-PM and adapters for OTP programming.)

#### **COP8** Development and OTP Programming Tools

- **COP8-PM:** COP8 Development Programming Module. Windows programming tool for COP8 OTP Families. Includes 40 DIP programming socket, control software, RS232 cable, and power supply. (SMD and 87Lxx programming adapters are extra.)
- **Development:** Metalink's Debug Module includes development device programming capability for COP8 devices. Many other third-party programmers are approved for development and engineering use.
- Production: Third-party programmers and automatic handling equipment cover needs from engineering prototype and pilot production, to full production environments.
- Factory Programming: Factory programming available for high-volume requirements.

## COP8 Tools Overview (Continued)

#### TOOLS ORDERING NUMBERS FOR THE COP877L88CL DEVICES

Note: The following order numbers apply to the COP8 devices in this datasheet only.

Vendor	Tools	Order Number	Cost	Notes		
National	COP8-NSEVAL	COP8-NSEVAL	Free	Web site download		
	COP8-NSDEV	COP8-NSDEV	VL	Included in DM. Order CD from website		
	COP8-EM	Not available for this device				
	COP8-PM	COP8-PM	M	Included p/s, 28/40 DIP/SO programming socket; Add OTP adapter or target (if needed)		
	OTP Adapters					
	Development Devices	COP87L84CL COP87L88CL		OTP only		
MetaLink	COP8-EM	Not available for this device				
	COP8-DM	DM4-COP8-888CF plus PS-10, plus DM-COP8/xxx (i.e. 28D)	М	Included p/s (PS-10), target cable of choice (DIP or PLCC; i.e. DM-COP8/28D), 28/40 DIP programming socket Add OTP adapter (if needed) and Target Adapter (if needed)		
	DM Adapters	MHW-CNV39	L	DM Target Converter for 28 SO		
-	OTP Programming Adapters	Not needed on the DM				
	IM-COP8	IM-COP8-AD-464 (-220) (10 MHz maximum)	Н	Base unit 10 MHz; -220 = 220V; add probe card (required) and target adapter (if needed); included software and manuals		
	IM Probe Card	PC-884xG28DW-AD-10 (x+C, G, E, K)	М	10 MHz 28 DIP probe card; 2.5V to 6.0V		
		PC-888xG40DW-AD-10 (x+C, G, E, K)	М	10 MHz 40 DIP probe card; 2.5V to 6.0V		
		PC-888xG44PW-AD-10 (x+C, G, E, K)	М	10 MHz 44 PLCC probe card; 2.5V to 6.0V		
	IM Probe Target Adapters	MHW-SOIC28	L	28 pin SOIC adapter for probe card		
	COP8-REF	Not available for this device				
National	COP8-EVAL	COP8-EVAL-xxx	L	Can be used with some modifications of the board		
KKD	WCOP8-IDE	WCOP8-IDE	VL	Included in EPU and DM		
IAR	EWCOP8-xx	See summary above	L - H	Included all software and manuals		
Byte Craft	COP8C	COP8C	М	Included all software and manuals		
Aisys	DriveWay COP8	Does not support this device				
OTP	Programmers	Go to: www.national.com/cop8	L-H	A wide variety world-wide		

## COP8 Tools Overview (Continued)

#### WHERE TO GET TOOLS

Tools are ordered directly from the following vendors. Please go to the vendor's web site for current listings of distributors.

Vendor	Home Office	Electronic Sites	Other Main Offices
Aisys	U.S.A.: Santa Clara, CA	www.aisysinc.com	Distributors
	1-408-327-8820	info@aisysinc.com	
	fax: 1-408-327-8830		
Byte Craft	U.S.A.	www.bytecraft.com	Distributors
	1-519-888-6911	info@bytecraft.com	
	fax: 1-519-746-6751		
IAR	Sweden: Uppsala	www.iar.se	U.S.A.: San Francisco
	+46 18 16 78 00	info@iar.se	1-415-765-5500
	fax: +46 18 16 78 38	info@iar.com	fax: 1-415-765-5503
		info@iarsys.co.uk	U.K.: London
		info@iar.de	+44 171 924 33 34
			fax: +44 171 924 53 41
			Germany: Munich
			+49 89 470 6022
			fax: +49 89 470 956
ICU	Sweden: Polygonvaegen	www.icu.se	Switzeland: Hoehe
	+46 8 630 11 20	support@icu.se	+41 34 497 28 20
	fax: +46 8 630 11 70	support@icu.ch	fax: +41 34 497 28 21
KKD	Denmark:	www.kkd.dk	
MetaLink	U.S.A.: Chandler, AZ	www.metaice.com	Germany: Kirchseeon
	1-800-638-2423	sales@metaice.com	80-91-5696-0
	fax: 1-602-926-1198	support@metaice.com	fax: 80-91-2386
		bbs: 1-602-962-0013	islanger@metalink.de
		www.metalink.de	Distributors Worldwide
National	U.S.A.: Santa Clara, CA	www.national.com/cop8	Europe: +49 (0) 180 530 8585
	1-800-272-9959	support@nsc.com	fax: +49 (0) 180 530 8586
	fax: 1-800-737-7018	europe.support@nsc.com	Distributors Worldwide

The following companies have approved COP8 programmers in a variety of configurations. Contact your local office or distributor. You can link to their web sites and get the latest listing of approved programmers from National's COP8 OTP Support page at: www.national.com/cop8.

Advantech; Dataman; EE Tools; Minato; BP Microsystems; Data I/O; Hi-Lo Systems; ICE Technology; Lloyd Research;

Logical Devices; MQP; Needhams; Phyton; SMS; Stag Programmers; System General; Tribal Microsystems; Xeltek.

#### **CUSTOMER SUPPORT**

Complete product information and technical support is available from National's customer response centers, and from our on-line COP8 customer support sites.



## Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



COP87L88CL

#### **Notes**

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

R

Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com www.national.com

National Semiconductor

 National Semiconductor

 Europe

 Fax:
 +49 (0) 180-530 85 86

 Email:
 europe.support@nsc.com

 Deutsch
 Tel:
 +49 (0) 69 9508 6208

 English
 Tel:
 +44 (0) 870 24 0 2171

 Français
 Tel:
 +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.