# National Semiconductor

**PRELIMINARY** 

# COP888CGP/COP884CGP Single-Chip microCMOS Microcontroller

### **General Description**

The COP888CGP and COP884CGP are piggyback versions of the COP888CG and COP884CG. These two devices are identical except that the piggyback device has been placed permanently in ROMIess mode so that program memory is only accessed externally. The device package incorporates circuitry and a socket on top of the package to accommodate a piggyback EPROM such as an NMC27C64. With the addition of the EPROM, the COP888CGP and COP884CGP perform like their masked equivalent. (Continued)

### **Features**

- Low cost 8-bit microcontroller
- Fully static CMOS
- 1 µs instruction cycle time
- 192 bytes on-board RAM
- Single supply operation: 4.5V-5.5V
- Full duplex UART
- Two analog comparators
- MICROWIRE/PLUS™ serial I/O
- WatchDog and Clock Monitor logic
- Idle Timer
- Multi-Input Wakeup (MIWU) with optional interrupts (8)
- 8-bit Stack Pointer SP (stack in RAM)
- Two 8-bit Register Indirect Data Memory Pointers (B and X)
- Versatile instruction set

- Fourteen multi-source vectored interrupts servicing
  - External Interrupt
  - Idle Timer T0
  - Three Timers (each with 2 interrupts)
  - MICROWIRE/PLUS
  - Multi-Input Wake Up
  - Software Trap
  - UART (2)
  - Default VIS
- Three 16-bit timers, each with two 16-bit registers supporting:
  - Processor Independent PWM mode
  - External Event counter mode
  - Input Capture mode
- True bit manipulation
- Memory mapped I/O
- BCD arithmetic instructions
- Package: 40 N or 28 N
  - 40 N with 35 I/O pins
  - 28 N with 23 I/O pins
- Software selectable I/O options
  - TRI-STATE® Output
  - Push-Pull Output
  - Weak Pull Up Input
  - High Impedance Input
- Schmitt trigger inputs on ports G and L
- Real time emulation and full program debug offered by National's Development Systems

### **Block Diagram**




FIGURE 1. COP888CGP and COP884CGP Block Diagram


TL/DD/10421-1

### **General Description (Continued)**

The COP888CGP and COP884CGP are fully static parts, fabricated using double-metal silicon gate microCMOS technology. Features include an 8-bit memory mapped architecture, MICROWIRE/PLUS serial I/O, three 16-bit timer/counters supporting three modes (Processor Independent PWM generation, External Event counter, and Input Capture mode capabilities), full duplex UART, two comparators, and two power savings modes (HALT and IDLE), both with a

multi-sourced wakeup/interrupt capability. This multi-sourced interrupt capability may also be used independent of the HALT or IDLE modes. Each I/O pin has software selectable configurations. The COP888CGP and COP884CGP operate over a voltage range of 4.5V to 5.5V. High throughput is achieved with an efficient, regular instruction set operating at a maximum of 1 µs per instruction rate.

### **Connection Diagrams**



Order Number COP888CGP-E

FIGURE 2. COP888CGP and COP884CGP Connection Diagrams

# Connection Diagrams (Continued)

## COP888CGP and COP884CGP Pinouts for 28- and 40-Pin Packages

Port	Туре	Alt. Fun	Alt. Fun	Pack.	Pack.	
LO	1/0	MIWU		11	17	
L1	1/0	MIWU	СКХ	12	18	
L2	1/0	MIWU	TDX	13	19	
L3	1/0	MIWU	RDX	14	20	
L4	1/0	MIWU	T2A	15	21	
L5	1/0	MIWU	T2B	16	22	
L6	1/0	MIWU	T3A	17	23	
L7	1/0	MIWU	ТЗВ	18	24	
G0	1/0	INT		25	35	
G1	WDOUT			26	36	
G2	1/0	T1B		27	37	
G3	1/0	T1A		28	38	
G4	1/0	SO		1 1	3	
G5	1/0	SK		2	4	
G6	1	SI		3	5	
G7	I/CKO	HALT Restart		4	6	
D0	0			19	25	
D1 .	0	,		20	26	
D2	0			21	27	
D3	0			22	28	
10	1			7	9	
11	l I	COMP1IN~		8	10	
12	į į	COMP1IN+		9	11	
13	<u> </u>	COMP1OUT		10	12	
14	1	COMP2IN-			13	
15	1	COMP2IN+			14	
16	l I	COMP2OUT		ļ	15	
17	1				16	
D4	0	*.			29	
D5	0				30	
D6	0				31	
D7	0			L	32	
CO	1/0				39	
C1	1/0				40	
C2	1/0		}	1	1	
C3	1/0				2	
Vcc				6	8	
GND			1	23	33	
СКІ			Ì	5	7	
RESET			<b>\</b>	24	34	

### **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V<sub>CC</sub>)

6V

Voltage at Any Pin

 $-0.3 \mbox{V to V}_{\mbox{CC}} + 0.3 \mbox{V}$ 

ESD Susceptibility (Note 4)

Total Current into V<sub>CC</sub> Pin (Source)

2000V 100 mA Total Current out of GND Pin (Sink)

Storage Temperature Range

110 mA

-65°C to +140°C

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the devices to be a little and the second of the seco

vice at absolute maximum ratings.

# DC Electrical Characteristics 0°C ≤ T<sub>A</sub> ≤ +70°C unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units
Operating Voltage		4.5		5.5	· v
Power Supply Ripple (Note 1)	Peak-to-Peak			0.1 V <sub>CC</sub>	٧
Supply Current (Note 2) CKI = 10 MHz	$V_{CC} = 5.5V, t_{C} = 1 \mu s$			100	mA
HALT Current (Note 3)	V <sub>CC</sub> = 5.5V, CKI = 0 MHz			80	mA
IDLE Current CKI = 10 MHz	$V_{CC} = 5.5V, t_{C} = 1 \mu s$			90	mA
Input Levels RESET Logic High Logic Low CKI (External and Crystal Osc. Modes)		0.8 V <sub>CC</sub>		0.2 V <sub>CC</sub>	V
Logic High Logic Low All Other Inputs		0.7 V <sub>CC</sub>	1	0.2 V <sub>CC</sub>	v v
Logic High Logic Low		0.7 V <sub>CC</sub>		0.2 V <sub>CC</sub>	V V
Hi-Z Input Leakage	V <sub>CC</sub> = 5.5V	-2		+2	μА
Input Pullup Current	V <sub>CC</sub> = 5.5V	40		250	μА
G and L Port Input Hysteresis			0.05 V <sub>CC</sub>		٧
Output Current Levels D Outputs					
Source	V <sub>CC</sub> = 4.5V, V <sub>OH</sub> = 3.3V	0.4	(	[	mA
Sink	V <sub>CC</sub> = 4.5V, V <sub>OL</sub> = 1V	10	l	}	mA.
All Others	45777	1 40		100	١.
Source (Weak Pull-Up Mode) Source (Push-Pull Mode)	$V_{CC} = 4.5V, V_{OH} = 2.7V$ $V_{CC} = 4.5V, V_{OH} = 3.3V$	10 0.4	1	100	μA mA
Sink (Push-Pull Mode)	$V_{CC} = 4.5V, V_{OH} = 3.3V$ $V_{CC} = 4.5V, V_{OL} = 0.4V$	1.6			mA
TRI-STATE Leakage		-2		+2	μА

Note 1: Rate of voltage change must be less then 0.5 V/ms.

Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.

Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to V<sub>CC</sub>, L and G ports in the TRI-STATE mode and tied to ground, all outputs low and tied to ground. The clock monitor and the comparators are disabled.

Note 4: Human body model, 100 pF through 1500  $\Omega$  .

# DC Electrical Characteristics 0°C ≤ T<sub>A</sub> ≤ +70°C unless otherwise specified (Continued)

Parameter	Conditions	. Min	Тур	Max	Units
Allowable Sink/Source				-	
Current per Pin			}		
D Outputs (Sink)				15	mA.
All others				3	mA
Maximum Input Current without Latchup (Note 6)	T <sub>A</sub> = 25°C			±100	mA
RAM Retention Voltage, V <sub>r</sub>	500 ns Rise and Fall Time (Min)	2		•	٧
Input Capacitance				7	pF
Load Capacitance on D2				1000	ρF

# AC Electrical Characteristics $0^{\circ}C \le T_{A} \le +70^{\circ}C$ unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units
Instruction Cycle Time (t <sub>c</sub> )		1			
Crystal, Resonator	$4V \le V_{CC} \le 6V$	1 1	[	DC	μs
R/C Oscillator	4V ≤ V <sub>CC</sub> ≤ 6V	3		DC	μs
CKI Clock Duty Cycle (Note 5)	f <sub>r</sub> = Max	40		60	%
Rise Time (Note 5)	f <sub>r</sub> = 10 MHz Ext Clock	Į I		5	ns
Fall Time (Note 5)	f <sub>r</sub> = 10 MHz Ext Clock		İ	5	ns
Inputs					
tsetup (	$4.5V \le V_{CC} \le 5.5V$	200	ļ		ns
thold	$4.5V \le V_{CC} \le 5.5V$	60			ns
Output Propagation Delay	R <sub>L</sub> = 2.2k, C <sub>L</sub> = 100 pF		}		
t <sub>PD1</sub> , t <sub>PD0</sub>			<b>\</b>		
SO, SK	$4.5V \le V_{CC} \le 5.5V$			0.7	μs
All Others	$4.5V \le V_{CC} \le 5.5V$			1	μs
MICROWIRE™ Setup Time (t <sub>UWS</sub> )		20			ns
MICROWIRE Hold Time (tuwh)		56	1		ns
MICROWIRE Output Propagation Delay (tupp)		1	)	220	ns
Input Pulse Width					
Interrupt Input High Time		1		Į	l t <sub>c</sub>
Interrupt Input Low Time		1			tc
Timer Input High Time		1		1	tc
Timer Input Low Time		1			to
Reset Pulse Width	<del></del>	1			μs

Note 5: Parameter sampled but not 100% tested.

Note 6: Except pin G7: -60 mA to +100 mA (sampled but not 100% tested).

# Comparators AC and DC Characteristics $v_{CC} = 5v$ , $T_A = 25^{\circ}C$

Parameter	Conditions	Min	Тур	Max	Units
Input Offset Voltage	$0.4 \text{V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{CC}} - 1.5 \text{V}$		10	25	mV
Input Common Mode Voltage Range		0.4		V <sub>CC</sub> - 1.5	V
Low Level Output Current	V <sub>OL</sub> = 0.4V	1.6			mA
High Level Output Current	V <sub>OH</sub> = 4.6V	1.6			mA
DC Supply Current Per Comparator (When Enabled)				250	μА
Response Time	TBD mV Step, TBD mV Overdrive, 100 pF Load		1		μs





FIGURE 3. MICROWIRE/PLUS Timing



### **Oscillator Circuits**

The chip can be driven by a clock input on the CKI input pin which can be between DC and 10 MHz. The CKO output clock is on pin G7 (crystal configuration). The CKI input frequency is divided down by 10 to produce the instruction cycle clock (1/t<sub>c</sub>).

Figure 5 shows the Crystal and R/C diagrams.

#### **CRYSTAL OSCILLATOR**

CKI and CKO can be connected to make a closed loop crystal (or resonator) controlled oscillator.

Table I shows the component values required for various standard crystal values.

### R/C OSCILLATOR (Special Order Only)

By selecting CKI as a single pin oscillator input, a single pin R/C oscillator circuit can be connected to it. CKO is available as a general purpose input, and/or HALT restart pin.

Table II shows the variation in the oscillator frequencies as functions of the component (R and C) values.




FIGURE 5. Crystal and R/C Oscillator Diagrams

TABLE I. Crystal Oscillator Configuration  $T_A = 25^{\circ}C. V_{CC} = 5V$ 

1A 20 0, 1(C 01							
R1 (kΩ)	R2 (MΩ)	C1 (pF)	C2 (pF)	CKI Freq (MHz)			
0	1	30	30-36	10			
0	1	30	30-36	4			
0	1 1	200	100-150	0.455			

# TABLE II. R/C Oscillator Configuration $T_A = 25^{\circ}C$ , $V_{CC} = 5V$

R (kΩ)	C (pF)	CKI Freq (MHz)	Instr. Cycle (μ8)
3.3	82	2.8 to 2.2	3.6 to 4.5
5.6	100	1.5 to 1.1	6.7 to 9
6.8	100	1.1 to 0.8	9 to 12.5

### **EPROM Selection**

The COP888CGP and COP884CGP are the piggyback versions of the COP888CG and COP884CG microcontrollers, (see Table IV). With the addition of an EPROM this part is the functional equivalent of the masked version.

Table III lists the minimum access times for a given instruction cycle time of the microcontroller. At high speeds an NMC57C64 (an 8k byte device) or any comparable EPROM must be used.

**TABLE III. EPROM Selection** 

EPROM Minimum Access Time	COP Instruction Cycle Time
120 ns	1.00 µs
150 ns	1.10 µs
200 ns	1.27 μs
250 ns	1.44 µs
300 ns	1.60 µs
400 ns	1.94 µs

#### **TABLE IV. Options**

Order Part Number	Options
COP888CGP-E	Crystal Oscillator Divide by 10 with Halt Enabled. This is Identical to the mask COP888CG and COP884CG with Option 1 = 1 and Option 2 = 1.

## **Development Support**

### MOLE™ DEVELOPMENT SYSTEM

The MOLE (Microcomputer On Line Emulator) is a low cost development system and emulator for all microcontroller products. These include COPs<sup>TM</sup> microcontrollers and the HPC family of products. The MOLE consists of a BRAIN Board, Personality Board and optional host software.

The purpose of the MOLE is to provide the user with a tool to write and assemble code, emulate code for the target microcontroller and assist in both software and hardware debugging of the system.

It is a self contained computer with its own firmware which provides for all system operation, emulation control, communication, PROM programming and diagnostic operations. It contains three serial ports to optionally connect to a terminal, a host system, a printer or a modem, or to connect to other MOLEs in a multi-MOLE environment.

MOLE can be used in either a stand alone mode or in conjunction with a selected host system using PC-DOS communicating via a RS-232 port.

#### **How to Order**

To order a complete development package, select the section for the microcontroller to be developed and order the parts listed.

#### **Development Tools Selection Table**

Microcontroller	Order Description		Includes	Manual Number	
	MOLE-BRAIN	Brain Board	Brain Board Users Manual	420408188-001	
	MOLE-COP8-PB2	Personality Board	COP888 Personality Board Users Manual	420420084-001	
COP888 MOL	MOLE-COP8-IBM	Assembler Software for IBM	COP800 Software Users Manual and Software Disk PC-DOS Communications Software Users Manual	424410527-001 420040416-001	
	420411060-001	Programmer's Manual		420411060-001	

### **Development Support** (Continued)

#### **DIAL-A-HELPER**

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Bulletin Board Information system and additionally, provides the capability of remotely accessing the MOLE development system at a customer site.

#### INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down loaded to disk for later use.

### Order P/N: MOLE-DIAL-A-HLP

Information System Package Contents Dial-A-Helper User Manual

**Public Domain Communications Software** 

#### **FACTORY APPLICATIONS SUPPORT**

Dial-A-Helper also provides immediate factor applications support. If a user is having difficulty in operating a MOLE, he can leave messages on our electronic bulletin board, which we will respond to, or under extraordinary circumstances he can arrange for us to actually take control of his system via modem for debugging purposes.

Voice:

(408) 721-5582

Modem:

(408) 739-1162 300 or 1200 Baud Lenath:

Baud: Set-Up:

8-Bit


Parity: None

Stop Bit: Operation: 24 Hours, 7 Days

**DIAL-A-HELPER** USER'S TARGET SYSTEM HOST MODEM MODEM COMPUTER HOST MOLE COMPUTER USER SITE NATIONAL SEMICONDUCTOR SITE

TL/DD/10421-9

# COP888CGP/COP884CGP Dimension Diagrams







FIGURE 6

TL/DD/10421~10

# **COP888CGP Dimension Diagrams (Continued)**



TL/DD/10421-11