SONY.

CX20201 A-1/-2/-3 CX20202A-1/-2/-3

420 mW

10/9/8-bit 160MSPS D/A Converter

For the availability of this product, please contact the sales office

Descriptions

A series of D/A converters CX20201A/ CX20202A convert binary data into an analog signal at rates higher than 160 MHz. The devices include input data registers and have a capability of driving 75 ohms load. Three versions with linearity specifications of 10, 9 or 8 bits are available for each model.

These D/A converter ICs can be used in signal processings which require high speed and high resolution D/A conversions such as high quality displays, high definition video systems, digital measurement instruments and radars.

| CV20201A 1/CV20202A 1 | 10 - |
|-----------------------|--------|
| CX20201A-1/CX20202A-1 | 10-bit |
| CX20201A-2/CX20202A-2 | 9-bit |
| CX20201A-3/CX20202A-3 | 8-bit |

Features

- High speed
- High accuracy

160 MHz 10 bit (CX20201A-1/ CX20202A-1)



- · Low glitch energy
- Low power consumption
- Logic invert input
- 75-Ω direct drive capability
- Analog multiplying function

Structure

Bipolar silicon monolithic IC.



Block Diagram and Pin Configuration (Top View)

MSB D2 D3 D4 D5 D6 D7 D8 D9 LSB NC NC CLK CLK - 1 -

E89667AOX-HP

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

CX20201A-1/-2/-3, CX20202A-1/-2/-3

Absolute Maximum Ratings (Ta $= 25^{\circ}$ C)

| Supply voltage | VEE | -7 | V |
|---|------|-------------|------|
| Digital input voltage | VI | +0.3 to VEE | V |
| Reference input voltage | Vref | +0.3 to VEE | |
| Analog output current | Ιουτ | 20 | mA |
| • Operating temperature | Торе | -20 to $+7$ | 5 °C |
| Storage temperature | Tstg | -55 to +15 | 0°C |
| Allowable power dissipation | PD | | |
| CX20201A-1/-2 | /-3 | 870 | mW |
| CX20202A-1/-2 | /-3 | 1430 | mW |

| Supply voltage | AVEE, DVEE | -4.75 to -5.45 | \sim |
|---|------------|----------------|--------|
| | AVEE-DVEE | -0.05 to +0.05 | V |
| Digital input voltage | Vін | -1.0 to -0.7 | V |
| - · · • | VIL | — 1.9 to — 1.6 | V |
| Reference input | VREF | VEE + 0.5 to | |
| voltage | | VEE + 1.4 | V |
| Load resistance | RL | above 75 | Ω |
| Output voltage | VO(FS) | 0.8 to 1.2 | V |
| | | | |



CX20201A-1/-2/-3,CX20202A-1/-2/-3

Pin Description

| No. | Symbol | Equivalent circuit | Description |
|---|--|---|--|
| 1 2 3 4 5 6 7 8 9 10 | MSB D2 D3 D4 D5 D6 D7 D8 D9 LSB | DGND DGND D D D D D D V E E | Input pin for digital data. MSB and LSB are corresponded to the most significant bit and least significant bit, respectively. Pins not used should be left open or connected to DVEE. |
| 11 12 | NC | | Non-connection |
| 13 14 | CLK CLK | | Pins for clock inputs. |
| 15 | DVEE | | Power supply pin for digital circuit. |
| 16 | INV | | Code invert input pin which inverts the relation- ship between the binary code of digital data and D/A output voltage level. |
| 17 | DGND | | Grounding pin for digital circuit. |
| 18 | AGND 1 | | Grounding pin directly connected to the R-2R output resistor circuit network in the IC. Grounding for analog circuit system. |
| 19 | NC | | Non-connection |



CX20201A-1/-2/-3, CX20202A-1/-2/-3

| No. | Symbol | Equivalent circuit | Description |
|----------------------------|--------|--------------------|--|
| 20 | ουτ | | D/A analog output. |
| 21 22 23 24 25 | NC | | Non-connection |
| 26 | AVEE | | Power supply pin for analog circuit. |
| 27 | Vref | | Bias pin which controls D/A output range. The output scale is set by the potential difference between VREF and AVEE. |
| 28 | AGND 3 | | Grounding pin for analog circuit system other than the R-2R output resistor circuit network in the IC |

Electrical Characteristics (1) Ta = 25°C, AVEE = DVEE = -5.2V, AGND = DGND = 0V, RL = ∞ , VO(FS) = -1V

CX20201A-1/CX20202A-1

| ltem | Symbol | Min. | Тур. | Max. | Unit |
|---------------------------------|--------|------|------|------|---------|
| Resolution | RES | | 10 | | bit |
| Differential linearity error | ELD | 1/2 | | +1/2 | LSB |
| Linearity error | ELI | -0.1 | | +0.1 | % of FS |
| Settling time | ts | | 5.2 | | ns |



CX20201A-1/-2/-3, CX20202A-1/-2/-3

CX20201A-2/CX20202A-2

| ltem | Symbol | Min. | Тур. | Max. | Unit |
|---------------------------------|--------|-------|------|------|---------|
| Resolution | RES | | 9 | | bit |
| Differential linearity error | ELD | - 1/2 | | +1/2 | LSB |
| Linearity error | ELI | | | +0.1 | % of FS |
| Settling time | ts | | 4.7 | | ns |

CX20201A-3/CX20202A-3

| Item | Symbol | Min. | Түр. | Max. | Unit |
|---------------------------------|--------|-------|------|------|---------|
| Resolution | RES | | 8 | | bit |
| Differential linearity error | ELD | - 1/2 | | +1/2 | LSB |
| Linearity error | ELI | -0.2 | | +0.2 | % of FS |
| Settling time | ts | | 4.3 | | ns |

Electrical Characteristics (2) Ta = 25°C, AVEE = DVEE = -5.2V, AGND = DGND = 0V, RL = ∞ , VO(FS) = -1V

| Ite | em | Symbol | Measuring condition*1 | Min. | Тур. | Max. | Unit |
|-------------------------------------|-------------|--------------------|-----------------------|------|------|------|------|
| Power supply | CX20201A | | | -60 | -75 | 90 | |
| current | CX20202A | EE | | -65 | -82 | -100 | mA |
| Data input curre | ent | l _{th(U)} | $V_{1H} = -0.89V$ | 0.1 | 1.5 | 6.0 | μΑ |
| (for upper 4 bits | s) | I _{IL(U)} | $V_{1L} = -1.75V$ | 0.1 | 1.5 | 6.0 | μA |
| Data input curre | ent | I _{IH(L)} | $V_{1H} = -0.89V$ | 0.1 | 0.75 | 3.0 | μA |
| (for lower 6 bits | 5) | LIL(L) | $V_{IL} = -1.75V$ | 0 | 0.75 | 3.0 | μA |
| Clock input curr | rent | ICLKH | $V_{1H} = -0.89V$ | 2 | 23 | 70 | μA |
| Invert input cur | rent | I _{INVH} | $V_{1H} = -0.89V$ | 0.1 | 1.5 | 6.0 | μA |
| Reference input | current | IREF | $V_{REF} = -4.58V$ | -3 | -0.4 | -0.1 | μA |
| Output resistand | ce | Ro | lo = -1mA | 52 | 65 | 78 | Ω |
| Maximum conve | ersion rate | fc | $R_{1} = 75\Omega$ | 160 | | | MSPS |
| Output voltage full-scale deviation | | V _{D(FS)} | $V_{REF} = -4.58V$ | 0.90 | 1.00 | 1.10 | v |
| Set-up time | | t _{su} | | 5.0 | | | ns |
| Hold time | | t _{hd} | | 1.0 | | | ns |

*1 See Figs. 3 to 5.



CX20201A-1/-2/-3, CX20202A-1/-2/-3

Data for Typical Application

Ta = 25°C, AVEE = DVEE = -5.2V, AGND = DGND = 0V, RL = ∞ , VO(FS) = -1VMeasuring condition Unit Item Symbol Тур. $R_L \ge 10k\Omega$ -7 Output voltage zero offset EZS m٧ $R_L = 75\Omega$ - 7 $R_L \ge 10 k\Omega$ -140Output voltage full-scale $T_{C(FS)}$ ppm/*CV temperature coefficient -580 $R_L = 75\Omega$ Output voltage zero offset T_{c(zs)} $R_L \ge 10 k\Omega$ 16 µV/°C temperature coefficient GΕ Glitch energy Digital ramp 15 pVsec Rise time tr 1.5 ns Fall time $R_L=75\Omega$ 1.5 t_{f} ns Propagation delay 3.8 t_d ns $R_L = 75\Omega$, Band width for multiplying BW_{MUL} 14 MHz -3dB

Timing Chart







CX20201A-1/-2/-3, CX20202A-1/-2/-3

Input Coding Table

| Input code | Output code (V) | | | | | | | |
|------------|-----------------|-------------------------------|--|--|--|--|--|--|
| | INV = 1 | INV = 0 | | | | | | |
| 000 00 | 0 | - 1 - 0.5 - 0.5 | | | | | | |

Measuring Conditions for Current Consumption, Input Current and Output Resistance (See Fig. 2.)

| Test item | Symbol | | | | | | | · | | _ | witc | | | | | | | | | | | , | , | Test |
|---------------------------------------|--------------------|----------|----------|----|----|--------|--------|--------|------------|--------|----------|-----|-----|-----|-----|----------|-----|------|-----|----------|----------|-----|---|------|
| | | S1 | S2 | S3 | S4 | S5 | S6 | S7 | <u>\$8</u> | S9 | S10 | S11 | S12 | S13 | S14 | S15 | S16 | S17 | S18 | S19 | S20 | S21 | | poin |
| Current consumption | I _{EE} | Ъ | ъ | Ъ | ь | ъ | Ъ | ъ | ъ | Ъ | ъ | ъ | Ъ | ъ | þ | b | a | ь | Ъ | Ъ | Ъ | ь | | 11 |
| | | a | ь | b | Ъ | | | | | | <u> </u> | | | | | | | | | | | | | |
| Data input current for upper | I _{IH(U)} | b | а | ь | b | ъ | Ъ | ь | ь | ь | ь | а | ь | ъ | ь | ь | ь | ь | Ъ | ь | ь | Ъ | | 7.0 |
| 4 bits (H level) | AIH(U) | Ъ | Ъ | a | р | | | 5 | | | | a | U | U | | | | ľ | 0 | | | | | I 2 |
| | | Ь | ь | Ъ | а | | | | | | | | | | | | | | | | | | | |
| Data inc. 1 | | a | Ь | Ъ | Ъ | | | | | | ; | | | | | ļ | | ł | | | | | | |
| Data input current for lower | l _{IL(U)} | ь | a | b | ь | Ъ | ь | Ъ | ь | ь | ь | ь | ь | Ь | ь | ь | ь | ь | Ь | b | ь | ь | | 12 |
| 4 bits (L level) | -10(07 | b | b | a | b | | | | ~ | - | | - | | | Ĩ | Ĩ | | Ĩ | Ũ | Ĩ | Ĩ | ľ | | |
| | | <u>ь</u> | Ъ | ь | a | | | | | | | | | | | <u> </u> | | | | | | | | |
| | | | | | | a | ь | b | Ь | b | Ъ | | | | | l | | | | | | | | 1 |
| Data input | | | | | | b | a | b | Ь | b | Ъ | | | | | | | ь | | | | | | |
| current for upper 6 bits (H level) | I _{1H(L)} | ь | ь | ь | ъ | Ъ | Ъ | a | b | Ъ | b | а | ь | ь | ь | Ъ | ь | | ь | ь | ь | ь | | 12 |
| | | | | | | b | b | b | a | ь | b | | | | | | | | | ŀ | | | | |
| | | | | | | b b | b | b b | ь | a b | b | | | | | | | | | | Ì | | 1 | |
| | | | <u> </u> | | | a | ь ь | ь | b | b | а b | | | | | | | | | <u> </u> | <u> </u> | ┣ | - | |
| | | | | | | b | a | ь | b | b | Ъ | | | | | | 1 | | | | [| | | |
| Data input | | | | | | ь | b | a | Ъ | b | b | | | | | | | | | | 1 | | | |
| current for lower 6 bits (L level) | IIL(L) | ь | ь | Ъ | Ъ | b | ь | b | a | Ъ | b | ь | Ь | b | Ь | ь | ъ | ь | b | ь | Ъ | b | | I 2 |
| o dits (L level) | | | | | | b | b | b | b | a | b | | | | , | | | | ! | ļ | | | | |
| | | | | | | ь | b | ь | ь | b | a | | | | | | | | | | | | | |
| Clock input current (H level) | I _{clkh} | ь | ь | ь | ь | ь | Ъ | ь | ь | ь | ь | b | a | ь | ь | a | Ъ | Ъ | b | Ъ | Ъ | Ъ | | I 3 |
| Clock-bar input current (H level) | ICERH | Ъ | ь | Ъ | Ъ | b | Ъ | Ь | b | ь | b | b | b | a | a | ь | ь | ь | Ъ | Ъ | ь | Ъ | | I 4 |
| Invert input current (H level) | I _{INVH} | ь | ь | Ъ | ь | ь | Ъ | ь | ь | ь | ь | ь | ъ | ь | b | Ъ | b | a | a | ъ | ь | ъ | | I 5 |
| Referecnce input current | Iref | 5 | ь | Ъ | ь | ь | ь | Ъ | ь | ь | ь | Ъ | b | Ъ | Ъ | b | Ъ | ь | ъ | ь | ь | a | | Ι6 |
| Output resistance | Ro | b | ь | Ъ | ь | ь | ь | Ъ | ь | ь | Ъ | ь | ъ | ь | ь | Ь | Ъ | b | Ъ | a | a | ь | | V1 |



CX20201A-1/-2/-3, CX20202A-1/-2/-3

Electrical Characteristics Test Circuit

Test Circuit for Current Consumption, Input Current and Output Resistance



Test Circuit for Differential Linearity Error and Linearity Error



| • | Adjust so that the | full scale of DC voltage at Pin 20 |
|---|--------------------|---|
| | | that is to satisfy $V_0 = V_{1023} = 1.023 V_0$ |

| Linearity errors are measured as follows. | | | | | | | | |
|---|------|----|-------------|----|-----|----------|--|--|
| S | 1 S2 | S3 | •••• | S9 | S10 | D∕A out | | |
| 0 | 0 | 0 | ••••• | 0 | 0 | Vo | | |
| 0 | 0 | 0 | •••• | 0 | 1 | V_1 | | |
| 0 | 0 | 0 | ······ ; | 1 | 0 | V2 : | | |
| 1 | 1 | 1 | , , | 1 | 1 | V1 0 2 3 | | |

Linearity error Differential linearity error

V٥

 V_1

 V_{2}

 V_4

V6

 $V_{\rm L}=V_0$ $V_2\ - V_1$ $V_4 - V_3$ V8 - V7 V1 6 $V_{1\,6}\,-\,V_{1\,5}$ $V_{3\,2} - V_{3\,1}$ V3 2 $V_{6|6} = V_{6|3}$ V6 4 V128 $V_{1\;2\;8}\,=\,V_{1\;2\;7}$ $V_{192} - V_{191}$ V1.92 V960 $V_{9\,6\,0}\,-\,V_{9\,5\,9}$ $V_{1 \ 0 \ 2 \ 3}$

Errors at individual measurement points are calculated

according to the following definition becomes 1.023V, that is, to satisfy $v_0 - v_{1023} = 1.023V$. - 8 - $(V_{1023} - V_0)/1023 = V_0(FS)/1023 \equiv 1 LSB.$ Fig. 3





and calculated as $tr = tf = 2.20 \tau$. The settling time is obtained by combining these expressions:

| ts = 3.45tr | for 10-bit, | |
|-------------|----------------|-------|
| ts = 3.15tr | for 9-bit, and | - 9 - |
| ts = 2.84tr | for 8-bit | |

CX20201A-1/-2/-3, CX20202A-1/-2/-3



Test Circuit for Multiplying Band Width

-5.2∨

Fig. 7 capacitors unless otherwise specified. - 10 -

,

CX20201A-1/-2/-3, CX20202A-1/-2/-3

Notes on Applications

(1) Setting of full-scale output voltage

The full-scale output voltage (VO(FS)) is set by the pin 27 (VREF). VO(FS) varies in proportion to the voltage difference between pin 27 and pin 26 (AVEE) as shown in Fig. 9.

V0(FS) can be set by simply dividing the supply voltage using resistors as shown in Fig. 8, but in this simple set up the voltage deviation of the supply voltage result in a deviation of V0(FS). This influence can be avoided by using a stabilization circuit as shown in Fig. 7 to allow stable full-scale output.

Pin 27 (VREF) should be stabilized against high-frequency noise by sufficient by passing using a capacitor with low lead inductance such as ceramic chip capacitors. The stabilization capacitor should be inserted between pin 27 (VREF) and pin 26 (AVEE) as VO(FS) is direct proportion to the voltage across these two terminals.



(2) Noise reduction

An external digital noise should be minimized because the system handles small analog voltage (1 LSB corresponds 1 mV of analog output voltage for 10 bit resolution). Refer to the following notes to minimize the system noise contamination.

- Ground plane and VEE plane on a printed circuit board should be made as wide as possible to reduce parasitic inductance and resistance.
- The patterns AGND and DGND should be separated on the printed circuit board. AVEE and DVEE should be separated too. The connections between analog system and digital system are to be made at the I/O ports of the printed circuit board.
- AVEE and DVEE should be bypassed to respective GND by using a tantalum capacitor of 1 μ F and a ceramic chip capacitor of 47 μ F positioned as close as to terminals of the IC.
- Pins not in sure are to be connected to the ground plane.

(3) Load resistance and temperature coefficient

Temperature coefficient of the full-scale output voltage and zero offset voltage depend on the load resistance (value and type). Generally, the larger the load resistance the better the temperature coefficient value. Temperature characteristics at $RL \ge 10 \text{ k}\Omega$ and $RL = 75 \Omega$ are shown in Fig. 10.

(4) Input data and internal latching circuit

CX20201A/CX20202A incorporates a latching circuit as shown in the block diagram. This latching circuit has a two-stage configuration (master-slave type) and fetches input data only at the rising edge of the clock; the output is not affected by the changes in input data at any other timings. This mechanism allows stable operation against any changes in input data at any timings, except for the set-up time immediately before and the hold time immediately after the clock change from L to H.

(5) Driving input data and clock

CX20201A/CX20202A are designed to be operated at very high speed. It is, therefore, necessary to drive it with a high-speed ICs such as an ECL100K for full performance. Also the output port of the data and clock drivers should be terminated with 50- Ω systems. See Figs. 4 and 7.











CX20201A-1/-2/-3, CX20202A-1/-2/-3

Package Outline Unit : mm

CX20201A

28pin SOP(Plastic) 375mil 0.6g



CX20202A

28pin DIP(Plastic) 600mil 4.2g



