SONY

CXA1372BQ/BS

RF Signal Processing Servo Amplifier for CD Player

Description

The CXA1372BQ/BS is a bipolar IC developed for RF signal processing (focus OK, mirror, defect detection, EFM comparator) and various servo control.

Features


- Dual ±5V and single 5V power supplies
- Low power consumption
- Fewer external parts
- Disc defect countermeasure circuit
- Fully compatible with the CXA1182 for microcomputer software

Functions

- · Auto asymmetry control
- Focus OK detection circuit
- · Mirror detection circuit
- Defect detection, countermeasure circuit
- EFM comparator
- · Focus servo control
- · Tracking servo control
- Sled servo control

Structure

Bipolar silicon monolithic IC



Absolute Maximum Ratings (Ta = 25°C)

- Supply voltage Vcc Vee 12 V
- · Operating temperature

Topr –20 to +75 °C

• Storage temperature

Tstg -65 to +150 °C


• Allowable power dissipation

P_D 457 (CXA1372BQ) mW 833 (CXA1372BS) mW

Recommended Operating Conditions


Vcc - Vee 3.6 to 11 V Vcc - Dgnd 3.6 to 5.5 V

Block Diagram




Pin Configuration

CXA1372BQ



CXA1372BS



Pin Description

		ription			
Pin Q	No.	Symbol	I/O	Equivalent circuit	Description
1	7	VC	I		Center voltage input. For dual power supplies: GND For single power supply: (Vcc + GND)/2
2	8	FGD	I	Vcc 147 ₹48k W ₹130k VEE	Connects a capacitor between this pin and Pin 3 to cut high-frequency gain.
3	9	FS3	ı	3 46k 580k W	The high-frequency gain of the focus servo is switched through FS3 ON and OFF.
4	10	FLB	I	40k	External time constant to boost the low frequency of the focus servo.
5	11	FEO	0		Focus drive output.
11	17	TAO	0	5 11 11 14 250μΑ	Tracking drive output.
14	20	SLO	0	2.5μΑ	Sled drive output.
6	12	FE-	ı	6 \$90k 40k 2.5μA	Inverted input for focus amplifier.

Pin		Symbol	I/O	Equivalent circuit	Description
Q	S	,		·	
7	13	SRCH	1	7 — 147 50k ≈ 3.5µA	External time constant for forming the focus search waveforms.
8	14	TGU	1	8 110k 20k W W W	External time constant for selecting the tracking high-frequency gain.
9	15	TG2	ı	9 470k \$ 470k	External time constant for selecting the tracking high-frequency gain.
12	18	TA-	ı	147 147 W 3µА 11µА	Inverted input for tracking amplifier.
13	19	SL+	I	10k W	Non-inverted input for sled amplifier.
15	21	SL-	ı	147 W 3µA 22µA	Inverted input for sled amplifier.

Pin	No.	Symbol	I/O	Equivalent circuit	Description
Q	S	Symbol	1/0	Equivalent circuit	Description
16	22	FSET	I	147 W \$15k \$15k	Sets the peak frequency of focus tracking phase compensation.
17	23	ISET	1	147	Current is input to determine focus search, track jump, and sled kick level.
18	24	SSTOP	ı	147 18 W	Limit SW ON/OFF signal detection for disc innermost track detection.
20	26	DIRC	ı		Used for 1-track jump. Contains a 47kΩ pull-up resistor.
21	27	LOCK	ı	20 1 15114	At "Low" sled overrun prevention circuit operates. Contains a $47k\Omega$ pull-up resistor.
22	28	CLK	ı	21 \$\frac{147}{22}\$ \$\frac{147}{47k}\$ \$\frac{15μA}{23}\$ \$\frac{147}{25}\$ \$\frac{1}{4}\$ \$\frac{1}{4}	Serial data transfer clock input from CPU. (no pull-up resistor)
23	29	XLT	I	(24) (25)	Latch input from CPU. (no pull-up resistor)
24	30	DATA	I		Serial data input from CPU. (no pull-up resistor)
25	31	XRST	I		Reset input, reset at "Low". (no pull-up resistor)
26	32	C. OUT	0	\$20k	Track number count signal output.
27	33	SENS	0	26 W \$ 100k	Outputs FZC, AS, TZC and SSTOP through command from CPU.

Pin	No.	Symbol	I/O	Equivalent circuit	Description
Q	S	Cymbol	1,0	Equivalent offedit	Description
29	35	MIRR	0	38 ± 147	MIRR comparator output. (DC voltage: 10kΩ load connected)
38	44	СР	I	29 147 177 177 177 177 177 177 177 177 177	Connects MIRR hold capacitor. Non-inverted input for MIRR comparator.
34	40	CC1	0	\$\frac{\dagger}{\dagger}\frac{147}{\dagger}\frac{\dagger}{\dagger}\frac{147}{\dagger}\frac{\dagger}{\dagger}\frac{35}{\dagger}\frac{\dagger}{\dagger}\dag	DEFECT bottom hold output.
35	41	CC2	I		Input for DEFECT bottom hold output with capacitance coupled.
30	36	DFCT	0	30 ± 147 ± 34	DEFECT comparator output. (DC voltage: 10kΩ load connected)
37	43	СВ	I	₹	Connects DEFECT bottom hold capacitor.
31	37	ASY	I	31 ** 147 ** 147	Auto asymmetry control input.
32	38	EFM	0	4.8k Current source depending on power supply (Vcc to DGND)	EFM comparator output. (DC voltage: 10kΩ load connected)
33	39	FOK	0	33 147 147 1	FOK comparator output. (DC voltage: 10kΩ load connected)

Pin	No.	Symbol	I/O	Equivalent airquit	Description
Q	S	Symbol	1/0	Equivalent circuit	Description
39	45	RFI	I	40k \$ 147	Input for RF summing amplifier output with capacitance coupled.
40	46	RFO	0	39 ** 147 40 ** 147	RF summing amplifier output. Check point of eye pattern.
42	48	TZC	ı	147 √75k ≶	Tracking zero-cross comparator input.
43	1	TE	I	43 470k 43 470k	Tracking error input.
44	2	TDFCT	I	44 147 W	Connects a capacitor for time constant during defect.
45	3	ATSC	ı	470k 45 470k 470k 470P	Window comparator input for ATSC detection.
46	4	FZC	1	147 46 11.2k	Focus zero-cross comparator input.
47	5	FE	I	47 470k	Focus error input.
48	6	FDFCT	I	48 147 W	Connects a capacitor for time constant during defect.

 $(Ta = 25^{\circ}C, Vcc = 2.5V, Vee = -2.5V, D. GND = -2.5V)$


Electrical Characteristics

2		& C	loda; O		U)	SW condit	ondition	_		B C	ias c	onditi	on Mea	sure-	Bias condition Measure- Description of output	Z	Ę	M	. <u>.</u>
<u>;</u>				S1S	S2 S3	S4	S5 S6	S7 S8	89	20 E1	1 E2	E3	E4 point		wavelorn and measurement method		- y p.	Max.	<u>≡</u> 5
-	0	Current consumption	<u> </u>							8			10,	36		80	19	27	МA
7	O	Current consumption	<u> </u>							00			19,	14		-24	-17	8	шĄ
ო		DC voltage gain	GFEO							80			2		V1 = 10Hz, 100mVp-p GFEO = 20 log (Vout/Vin)	18.0	21.0	24.0	용
4	(Feedthrough	VFEOF							00			2		SG = 10kHz, 40mVp-p Difference in gain when SD = 00 and SD = 08			-35	용
2	RVC	Max. output voltage	VFE01		0					80			2		V1 = 0.5Vpc	2.0			>
9	SE	Max. output voltage	VFE02		0					80			2		V1 = -0.5Vpc			-2.0	>
7	SUS	Max. output voltage	VFE03		0 0					80			2		V1 = 0.5Vpc	1.2			>
8	FO	Max. output voltage	VFE04		0 0					80			2		V1 = -0.5Vpc			-1.2	>
6		Search output voltage	VSRCH1							05			2			-640		-360	/m
10		Search output voltage	Vsrch2							03			2			360		640	/m
17		FZC threshold value	VFZC							00			*	27 ×	*(Vcc + DGND)/2 = SENS value when E4 is varied.	39	20	61	/m
12		DC voltage gain	Gтео							25			11	-	V ₂ = 10Hz, -500mVp-p Gтео = 20 log (Vout/Vin)	11.6	13.3	17.6	dВ
13	ЕВЛО	Feedthrough	Vтеоғ							00			11		V_2 = 10kHz, 40mVp-p Difference in gain when SD = 00 and SD = 25			-39	ф
4	ร ១	Max. output voltage	Vтео1				0			25			11		$V_2 = -0.5 \text{VDC}$	2.0			>
15	KIN	Max. output voltage	Уте02				0			25			11		$V_2 = 0.5 V_{DC}$			-2.0	^
16	SAS	Max. output voltage	Утеоз				0 0			25			11		$V_2 = -0.5 \text{VDC}$	1.2			>
17	1	Max. output voltage	Уте04				0 0			25			11		$V_2 = 0.5 V_{DC}$			-1.2	>
18		Jump output voltage	VJUMP1							2C			11	_		-640		-360	/m
19		Jump output voltage	VJUMP2							28			11	_		360		640	Jm

		m/	m/	/m	ф	dВ	>	_	>	>	m/	\m) L	>	_) H	>	_	kHz
		E	E	ш	□	<u>P</u>	_	>				٤			>			>	콕
2	Max.	<i>L</i> -	45	20		-34		-2.0		-2.0	-450	750	-10	-2.0	-2.0	-330		<u>1</u> .8	
ļ ģ	l yp.	-26	26	0									-25			-356			
S. P.		-45	2	-20	50		2.0		2.0		-750	450	-40			-400	2.2		45
	waverorm and measurement method	*(Vcc + DGND)/2 = SENS	value when E3 is varied.	$*(V_{CC} + DGND)/2 = SENS$ value when E2 is varied.	$V_5 = 10$ Hz, 20 m V p-p Open loop gain	$V_5 = 10 \text{kHz}$, 100mVp-p Difference in gain when SD = 00 and SD = 25	V ₅ = 1.0V _{DC}	V5 = -1.0Vpc	V ₅ = 1.0V _{DC}	V5 = -1.0Vpc			$*(V_{CC} + DGND)/2 = SENS$ value when E1 is varied.			(Vcc + DGND)/2 = value between Pins 39 and 40 when V4 is varied.		$V_4 = 1Vp-p - 375mVpc$	
Bias condition Measure-	ment point	27	27	27	14	14	14	14	14	14	14	14	27	27	26	33	33	33	33
tion	E4																		
ondi	E3	*																	
ias c	1 E2			*															
B C	л П	10	10	20	25	00	25	25	25	25	23	22	* 30						
0	S 6S	1	1	2	- 2	0	2	7	2	2	2	2	က						
	88																		
	S7								0	0									
SW condition	9S c																		
con	δ																		
SW	S3 S4																		
	S2 S																		
	S1 S																		
Ode	oyiiibu -	VATSC1	VATSC2	Vtzc	GSLO	Vslof	VSL01	VSL02	VSL03	VSL04	Vкіск1	Vкіск2	Vsstop	Vsens	Vсоит	VFOKT	VFОКН	VFOKL	F FOK
	ıem	ATSC threshold value	ATSC threshold value	TZC threshold value	DC voltage gain	Feedthrough	Max. output voltage	Max. output voltage	Max. output voltage	Max. output voltage	Kick output voltage	Kick output voltage	SSTOP threshold value	SENS Low level	COUT Low level	FOK threshold value	High level voltage	Low level voltage	Max. operating frequency
		-		TRAC SE T,	Ω	<u> </u>	_	SEB ZEB			~	~	\w >	တ	O	_	ᇈ	دً	Σ
	j.				8	4					၈	0	_	2	က			ဖ	
2	2	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37


No. Fig. F							_					_	_						
High level voltage Valent Symbol ST SS SS SS SS SS SS S	2	5	>	>	KHZ	Vp-p	d-d/	>	>	KHZ	KHZ	d-d/	d-d/	/m	Zm /m	>	>	Vp-p	d-d/
High level voltage Vuert Symbol St 22 S3 S4 S6 S7 S8 S7 S8 S9	2	Max.		-2.0		0.3			-2.0	-		0.5		20	100		-1.2	0.12	
High level voltage Vinter Symbol St S2 S3 S4 S5 S7 S8 S9 S9 S9 S9 S9 S9 S9	Ę	- ح												0	20				
High level voltage Valent Symbol St S2 S3 S4 S5 S6 S7 S8 S9 E1 E2 E3 E4 point Measure— High level voltage Valent	1		1.8		30		1.8	1.8			2.5		1.8	-20	0	1.2			1.8
High level voltage VMRH FMIR		method	$V_4 = 10$ kHz	1.0Vp-p – 0.4Vpc	V4 = 800mVp-p - 0.4Vbc	V/ - 10kHz - 0.4VFC	V4 - 10N 12 - 0.4 VDC			/// = 0 0//s s = 375m//s	7	V4 = 50Hz + 375mVpc	(square wave)	V ₄ = 750kHz, 0.7Vp-p	V4 = 750kHz, 0.7Vp-p + 0.25Vpc	\\\ - 750kHz 0 7\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	44 - 100ki 12, 0.1 4p-p	V4 – 750kH7	
High level voltage VMRH FMIR	Measure-	point	29	29	29	29	29	30	30	30	30	30	30	31	31	32	32	⋖	Α
High level voltage VMRH Low level voltage VMRH Max. input operating Ferral frequency Voltage Min. input operating Vermu Voltage Min. input operating Vermu Voltage Min. input operating Vermu Vermu Min. input operating Vermu Voltage Voltage		E1 E2 E3																	
High level voltage VMIRH	6																		
High level voltage Low level voltage Max. operating Finite Max. input operating Voltage Low level output Voltage Min. input operating Max. operating Finite Max. operating Forct Min. operating Min. operating Min. operating Voltage Max. operating Voltage Low level output Voectz Min. operating Voectz Min. operating Voectz Duty 2 Duty 2 Duty 2 Duty 2 Duty 2 Duty 2 Min. input operating Veent Veent Veent Voltage Min. input operating Veent Veent Voetn Veent Voetn Veent Voetn Veent Voetn Veent Voetn Min. input operating Veent Voetn Vo																			
High level voltage VMIRH Symbol S1 S2 S3 S4 S5 S6 Low level voltage VMIRH Low level voltage VMIRL VMIRL														0	0	0	0	0	0
High level voltage Low level voltage Max. operating FMIn. input operating Voltage Max. input operating Voltage Min. input operating Voltage Min. input operating VerMI VerMI Voltage Min. input operating VerMI Voltage	=																		
High level voltage Low level voltage Max. operating FMIn. input operating Voltage Max. input operating Voltage Min. input operating Voltage Min. input operating VerMI VerMI Voltage Min. input operating VerMI Voltage	ditic	98																	
High level voltage Low level voltage Max. operating FMIn. input operating Voltage Max. input operating Voltage Min. input operating Voltage Min. input operating VerMI VerMI Voltage Min. input operating VerMI Voltage	Sol	Ś																	
High level voltage VMIRL Low level voltage VMIRL Low level voltage VMIRL Max. operating FMIR Voltage Min. input operating VMIR2 Min. operating FDFCT1 Min. operating FDFCT1 Min. operating FDFCT2 Min. operating FDFCT1 Min. input operating VDFCT1 Min. input operating VDFCT2 Min. input operating VEFMI Low level output VEFMI Woltage Min. input operating VEFMI Voltage Win. input operating VEFMI Voltage Voltage	SW																		
High level voltage Low level voltage Max. operating frequency Voltage Max. input operating Voltage Min. input operating Voltage Min. input operating Voltage Min. input operating Voltage Max. input operating Voltage Max. input operating Voltage Max. input operating Voltage Duty 1 Duty 2 Duty 3 Min. input operating VerML VerML Voltage Min. input operating VerML Voltage																			
High level voltage VMIRL																			
High level voltage Low level voltage Max. operating voltage Min. input operating voltage High level output voltage Low level output voltage Min. operating frequency Min. input operating frequency Min. input operating voltage Max. input operating voltage Duty 1 Duty 2 Duty 2 High level output voltage Min. input operating voltage																			
EEM DEFECT MIRROR	G	Syllido	VMIRH	VMIRL	FMIR	VMIR1	VMIR2	Vрестн	VDFCTL	Г DFСТ1	Г DFСТ2	VDFCT1	V DFСТ2	Derm ₁	DEFM2	Vеғмн	VEFML	V ЕFМ1	Vеғм2
	4	ונפווו	High level voltage	Low level voltage	Max. operating frequency	Min. input operating voltage	Max. input operating voltage	High level output voltage	Low level output voltage	Min. operating frequency	Max. operating frequency	Min. input operating voltage	Max. input operating voltage	Duty 1	Duty 2	High level output voltage	Low level output voltage	Min. input operating voltage	Max. input operating voltage
No. No. 1 1 1 1 2 3 3 3 3 4 5 6 6					ВОЯ	AIM				TOE	DEL					V	EFN		
	2	<u>.</u>	38	39	40	4	42	43	44	45	46	47	48	49	20	51	52	53	54

Electric Characteristics Measurement Circuit



Description of Functions

Focus Servo



The above figure shows a block diagram of the focus servo.

Ordinarily the FE signal is input to the focus phase compensation circuit through a $20k\Omega$ and $48k\Omega$ resistance; however, when DFCT is detected, the FE signal is switched to pass through a low-pass filter formed by the internal $470k\Omega$ resistance and the capacitance connected to Pin 48. When this DFCT countermeasure circuit is not used, leave Pin 48 open.

When FS3 is ON, the high-frequency gain can be cut by forming a low-frequency time constant through a capacitor connected between Pins 2 and 3 and the internal resistor.

The capacitor connected between Pin 4 and GND is a time constant to boost the low frequency in the normal playback state.


The peak frequency of the focus phase compensation is approximately 1.2kHz when a resistance of $510k\Omega$ is connected to Pin 16.

The focus search level is approximately ±1.1Vp-p when using the constants indicated in the above figure. This level is inversely proportional to the resistance connected between Pin 17 and GND. However, changing this resistance also changes the level of the track jump and sled kick as well.

The FZC comparator inverted input is set to 2% of Vcc and VC (Pin 1); $(Vcc - VC) \times 2\%$.

^{* 510}k Ω resistance is recommended for Pin 16.

Tracking Sled Servo



The above figure shows a block diagram of the tracking and sled servo.

The capacitor connected between Pins 8 and 9 is a time constant to cut the high-frequency gain when TG2 is OFF. The peak frequency of the tracking phase compensation is approximately 1.2 kHz when a $510 k\Omega$ resistance connected to Pin 16.

To jump tracks in FWD and REV directions, turn TM3 or TM4 ON. During this time, the peak voltage applied to the tracking coil is determined by the TM3 or TM4 current and the feedback resistance from Pin 12. To be more specific.

Track jump peak voltage = TM3 (or TM4) current × feedback resistance

The FWD and REV sled kick is performed by turning TM5 or TM6 ON. During this time, the peak voltage applied to the sled motor is determined by the TM5 or TM6 current and the feedback resistance from Pin 15;

Sled kick peak voltage = TM5 (or TM6) current × feedback resistance

The values of the current for each switch are determined by the resistance connected between Pin 17 and GND. When this resistance is $120k\Omega$:

TM3 (or TM4) = $\pm 11\mu$ A, and TM5 (or TM6) = $\pm 22\mu$ A.


This current value is almost inversely proportional to the resistance and the variable range is approximately 5 to 40µA at TM3.

SSTOP is the ON/OFF detection signal for the limit SW of the linear motor's innermost track.

As is the case with the FE signal, the TE signal is switched to pass through a low-pass filter formed by the internal resistance (470k Ω) and the capacitor connected to Pin 44.

TM-1 was ON at DFCT in the CXA1082 and CXA1182, but it does not operate in the CXA1372.

Focus OK circuit



The focus OK circuit creates the timing window okaying the focus servo from the focus search state.


The HPF output is obtained at Pin 39 from Pin 40 (RF signal), and the LPF output (opposite phase) of the focus OK amplifier output is also obtained.

The focus OK output reverses when $VRFI - VRFO \approx -0.37V$.

Note that, C5 determines the time constants of the HPF for the EFM comparator and mirror circuit and the LPF of the focus OK amplifier. Ordinarily, with a C5 equal to 0.01µF selected, the fc is equal to 1kHz, and block error rate degradation brought about by RF envelope defects caused by scratched discs can be prevented.

EFM comparator

EFM comparator changes RF signal to a binary value. The asymmetry generated due to variations in disc manufacturing cannot be eliminated by the AC coupling alone. Therefore, the reference voltage of EFM comparator is controlled through 1 and 0 that are in approximately equal numbers in the binary EFM signals.



As this comparator is a current SW type, each of the High and Low levels is not equal to the power supply voltage. A feedback has to be applied through the CMOS buffer.


R8, R9, C8, and C9 form a LPF to obtain (Vcc + DGND)/2V. When fc (cut-off frequency) exceeds 500Hz, the EFM low-frequency components leak badly, and the block error rate worsens.

DEFECT circuit

After inversion, RFI signal is bottom held by means of the long and short time constants. The long time-constant bottom hold keeps the mirror level prior to the defect.

The short time-constant bottom hold responds to a disc mirror defect in excess of 0.1ms, and this is differentiated and level-shifted through the AC coupling circuit.


The long and short time-constant signals are compared to generate at mirror defect detection signal.



Mirror Circuit

The mirror circuit performs peak and bottom hold after the RFI signal has been amplified.

For the peak hold, a time constant can follow a 30kHz traverse, and, for the bottom hold, one can follow the rotation cycle envelope fluctuation.



Through differential amplification of the peak and bottom hold signals H and I, mirror output can be obtained by comparing an envelope signal J (demodulated to DC) to signal K for Which peak holding at a level 2/3 that of the maximum was performed with a large time constant. In other words, mirror output is low for tracks on the disc and high for the area between tracks (the MIRR areas). In addition, a high signal is output when a defect is detected. The mirror hold time constant must be sufficiently large in comparison with the traverse signal.

Commands

The input data to operate this IC is configured as 8-bit data; however, below, this input data is represented by 2-digit hexadecimal numerals in the form \$XX, where X is a hexadecimal numeral between 0 and F. Commands for the CXA1372 can be broadly divided into four groups ranging in value from \$0X to \$3X.

1. \$0X ("FZC" at SENS (Pin 27))

These commands are related to focus servo control.

The bit configuration is as shown below.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	FS4	FS3	FS2	FS1

Four focus-servo related switches exist: FS1 to FS4 corresponding to D0 to D3, respectively.

- \$00 When FS1 = 0, Pin 7 is charged to $(22\mu A 11\mu A) \times 50k\Omega = 0.55V$. If FS2 = 0, this voltage is no longer transferred, and the output at Pin 5 becomes 0V.
- \$02 From the state described above, the only FS2 becomes 1. When this occurs, a negative signal is output to Pin 5. This voltage level is obtained by equation 1 below.

$$(22\mu A - 11\mu A) \times 50k\Omega \times \frac{\text{resistance between Pins 5 and 6}}{50k\Omega} \dots$$
 Equation 1

\$03 From the state described above, FS1 becomes 1, and a current source of +22µA is split off.

Then, a CR charge/discharge circuit is formed, and the voltage at Pin 7 decreases with the time as shown in Fig. 1 below.




Fig. 1. Voltage at Pin 7 when FS1 gose from $\mathbf{0} \rightarrow \mathbf{1}$

This time constant is obtained with the $50k\Omega$ resistance and an external capacitor.

By alternating the commands between \$02 and \$03, the focus search voltage can be constructed. (Fig. 2)




Fig. 2. Constructing the search voltage by alternating between \$02 and \$03 (Voltage at Pin 5)

1-1. FS4

This switch is provided between the focus error input (Pin 47) and the focus phase compensation, and is in charge of turning the focus servo ON and OFF.

 $\$00 \rightarrow \08 Focus OFF \leftarrow Focus ON

1-2. Procedure of focus activation

For description, suppose that the polarity is as described below.

- a) The lens is searching the disc from far to near;
- b) The output voltage (Pin 5) is changing from negative to positive; and
- c) The focus S-curve is varying as shown below.




Fig. 3. S-curve

The focus servo is activated at the operating point indicated by A in Fig. 3. Ordinarily, focus searching and turning the focus servo switch ON are performed when the focus S-curve transits the point A indicated in Fig. 3. To prevent misoperation, this signal is ANDed with the focus OK signal.

In this IC, FZC (Focus Zero Cross) signal is output from the SENS pin (Pin 27) as the point A transit signal. Focus OK is output as a signal indicating that the signal is in focus (can be in focus in this case).

Following the line of the above description, focusing can be well obtained by observing the following timing chart.




Fig. 4. Focus ON timing chart

Note that the time from the High to Low transition of FZC to the time command \$08 is asserted must be minimized. To do this, the software sequence shown in B is better than the sequence shown in A.




Fig. 5. Poor and good software command sequences

1-3. SENS (Pin 27)

The output of the SENS pin differs depending on the input data as shown below.

\$0X: FZC \$1X: AS \$2X: TZC \$3X: SSTOP

\$4X to 7X: HIGH-Z

2. \$1X ("AS" at SENS (Pin 27))

These commands deal with switching TG1 and TG2 ON/OFF.

The bit configuration is as follows

	oga.ac		00110				
D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	ANTI		TG2	TG1
				SHOCK	circuit		
				ON/OFF	ON/OFF		

TG1, TG2

The purpose of these switches is to switch the tracking servo gain Up/Normal. The brake circuit (TM7) is to prevent the frequently occurred phenomena where the merely 10-track jump has been performed actually though a 100-track jump was intended to be done due to the extremely degraded actuator settling caused by the servo motor exceeding the linear range after a 100 or 10-track jump.

When the actuator travels radially; that is, when it traverses from the inner track to the outer track of the disc and vice versa, the brake circuit utilizes the fact that the phase relationship between the RF envelope and the tracking error is 180° out-of-phase to cut the unneeded portion of the tracking error and apply braking.




Fig. 6. TM7 operation (brake circuit)




Fig. 7. Internal waveform

3. \$2X ("TZC" at SENS (Pin 27))

These commands deal with turning the tracking servo and sled servo ON/OFF, and creating the jump pulse and fast forward pulse during access operations.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	Trackii	ng	Sled	
				contro	I	contro	ol
				00: OF	F	00: OI	FF
				01: Se	rvo ON	01: Se	ervo ON
				10: F-J	JUMP	10: F-	FAST FORWARD
				11: R-	JUMP	11: R-	FAST FORWARD
					\downarrow		\downarrow
				TM1, 7	ΓM3, TM4	TM2,	TM5, TM6

DIRC (Pin 20) and 1 Track Jump

Normally, an acceleration pulse is applied for a 1-track jump. Then a deceleration pulse is given for a specified time observing the tracking error from the moment it passes point 0, and tracking servo is turned ON again. For the 100-track jump to be explained in the next item, as long as the number of tracks is about 100 there is no problem. However a 1-track jump must be performed here, which requires the above complicated procedure. For the 1-track jump in CD players, both the acceleration and deceleration take about 300 to 400µs. When software is used to execute this operation, it turns out as shown in the flow chart of Fig. 9. Actually, it takes some time to transfer data.




Fig. 8. Pulse waveform and tracking error of 1-track jump




Fig. 9. 1-track jump not using DIRC (Pin 20)

Fig. 10. 1-track jump with DIRC (Pin 20)

The DIRC (Direct Control) pin was provided in this IC to facilitate the 1-track jump operation. Conduct the following process to perform 1-track jump using DIRC (normal High).

- (a) Acceleration pulse is output. (\$2C for REV or \$28 for FWD).
- (b) With TZC ↓ (or TZC ↑), set DIRC to Low. (SENS Pin 27 outputs "TZC"). As the jump pulse polarity is inverted, deceleration is applied.
- (c) Set DIRC to High after a specific time.
 - Both the tracking servo and sled servo are switched ON automatically.

As a result, the track jump turns out as shown in the flow chart of Fig. 10 and the two serial data transfers can be omitted.

4. \$3X

This command selects the focus search and sled kick levels.


D0, D1 Sled, NORMAL feed, high-speed feed

D2, D3 Focus search level selection


	Focus se	arch level	Sled ki	ck level	Relative
D7 D6 D5 D4	D3 (PS4)	D2 (PS3)	D1 (PS2)	D0 (PS1)	value
	0	0	0	0	±1
0 0 1 1	0	1	0	1	±2
	1	0	1	0	±3
	1	1	1	1	±4

Parallel Direct Interface


1. DIRC



2. LOCK (Sled overrun prevention circuit)



CPU Serial Interface Timing Chart



(DVcc - DGND = 4.5 to 5.5V)

Item	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	fck			1	MHz
Clock pulse width	fwck	500			ns
Setup time	tsu	500			ns
Hold time	th	500			ns
Delay time	t□	1000			ns
Latch pulse width	twL	1000			ns

System Control

Item	Address			;		SENS			
item	D7 D6 D5 D4			D4	D3	D2	D1	D0	output
Focus control	0	0	0	0	FS4 Focus ON	FS3 Gain Down	FS2 Search ON	FS1 Search Up	FZC
Tracking control	0	0	0	1	Anti-shock	Brake ON	TG2 Gain set *1	TG1	A. S
Tracking mode	0	0	1	0	Tracking mode *2		Sled mode *3	TZC	
Select	0	0	1	1	PS4 Focus search + 2	PS3 Focus search + 1	PS2 Sled kick + 2	PS1 Sled kick + 1	SSTOP

^{*1} Gain set

TG1 and TG2 can be set independently.

When the anti-shock is at 1 (00011xxx), both TG1 and TG2 are inverted when the internal anti-shock is at High.

*2 Tracking mode


	D3	D2
OFF	0	0
ON	0	1
FWD JUMP	1	0
REV JUMP	1	1

*3 Sled mode

	D1	D0
OFF	0	0
ON	0	1
FWD MOVE	1	0
REV MOVE	1	1

Serial Data Truth Table

	11-	
Serial data	Hex.	Function
FOCUS CONTROL		FS = 4 3 2 1
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	\$00 \$01 \$02 \$03 \$04 \$05 \$06 \$07 \$08 \$09 \$0A \$0B \$0C \$0D \$0E \$0F	0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 0 0 0 1 0 1 1 1 0 1 0 1 1 0 1 1 1 0 0 1 1 1 1
TRACKING CONTROL		AS = 0 AS = 1
		TG = 2 1 TG = 2 1
0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 1 0 0 0 1 0 1	\$10 \$11 \$12 \$13 \$14 \$15 \$16 \$17 \$18 \$19 \$1A \$1B \$1D \$1D \$1F	0 0 0 0 0 0 0 0 1 1 1 0 1 1 0 0 0 0 1 1 1 0 1 1 0 0 0 1 1 1 0 0 0 0 0 0 1 1 1 0 0 1 1 1 0 0 0 0 1 1 1 0 0 1 1 0 0 0 0 0 1 1 1 0 0 1 1 0 0 0 0 0 1 1 1 0 0 1 0 0 0 0 1 1 1 0 0 1 0 0 0 0 0 1 1 1 0 0 1 0 0 0 0 0 1 1 1 0 0 1 0
TRACKING MODE		DIRC = 1 DIRC = 0 DIRC = 1 TM = 654321 654321 654321
0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 0 0 0 0 1 0 1 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 1 0 0 0 0 0 0 0 1 0 1 1 0 0 0 0 0 1 0 1 1 1 0 0 0 0 0 1 0 1 1 1 0 0 0 0 1 0 1 1 1 1 1 0 0 0 0 1 0 1 1 1 1 1 1 0 0 0 0 1 0 1 1 1 1 1 1 0 0 0 0 1 0 1 1 1 1 1 1 0 0 0 0 1 0 1 1 1 1 1 1 0 0 0 0 1 0 1 1 1 1 1 1 0 0 0 0 1 0 1 1 1 1 1 1 1 0 0 0 0 1 0 1	\$20 \$21 \$22 \$23 \$24 \$25 \$26 \$27 \$28 \$29 \$2A \$2B \$2D \$2D \$2E \$2F	000000 001000 000011 000010 001010 000011 010000 011000 100001 100001 101000 100001 000011 000100 000011 000011 000110 000011 010001 010100 100001 100001 100100 100001 000100 00100 000011 000100 01000 100001 100100 101000 100001 001010 000011 000011 001010 000110 000011 011000 100001 100001 101000 100100 100001



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Notes on Operation

1. Connection of the power supply pin

	Vcc	VEE	VC
dual ±5V power supplies	+5V	-5V	0V
single 5V power supplies	+5V	0V	VC

2. FSET pin

The FSET pin determines the cut-off frequency fc for the focus and tracking high-frequency phase compensation.

3. ISET pin

ISET current = 1.27V/R

= Focus search current


= Tracking jump current

= 1/2 sled kick current

- 4. The tracking amplifier input is clamped at 1VBE to prevent overinput.
- 5. FE (focus error) and TE (tracking error) gain changing method
- (1) High gain: Resistance between FE pins (Pins 5 and 6) $100k\Omega \rightarrow Large$

Resistance between TA pins (Pins 11 and 12) $100k\Omega \rightarrow Large$

(2) Low gain: A signal, whose resistance is divided, is input to FE and TE.




6. Input voltage of microcomputer interface Pins 20 to 25, should be set as follows.

VIH Vcc × 90% or more

VIL Vcc × 10% or less

7. Focus OK circuit

- (1) Refer to the "Description of Operation" for the time constant setting of the focus OK amplifier LPF and the mirror amplifier HPF.
- (2) The equivalent circuit of FOK output pin is as follows.




FOK comparator output is:

Output voltage High: VFOкн ≈ near Vcc

Output voltage Low: VFOKL ≈ Vsat (NPN) + DGND

8. Mirror Circuit

(1) The equivalent circuit of MIRR output pin is as follows.




MIRR comparator output is:

Output voltage High: $VMIRH \approx VCC - Vsat (LPNP)$ Output voltage Low: $VMIRL \approx near DGND$

9. EFM Comparator

- (1) Note that EFM duty varies when the CXA1372 Vcc differs from that of DSP IC (such as the CXD2500).
- (2) The equivalent circuit of the EFM output pin is as follows.



^{*} When the power supply current between Vcc and DGND is 5V.

EFM comparator output is:


Output voltage High: VefmH ≈ Vcc - Vbe (NPN)


Output voltage Low: VermL \approx Vcc - 4.8 (k $\Omega)\times700~(\mu\text{A})$ - Vbe (NPN)

Standard Circuit Design Data for Focus/Tracking Internal Phase Compensation

- +		аВ	deg	ВВ	deg	аВ	deg	ф	deg
Š	ıyp.								
É	ر ج	21.5	63	16	63	13	-125	26.5	-130
Z									
Bias condition Measure-Description of output	wavelorm and measurement iviii. method	When CFLB = 0.1µF							
Measure-	point	2	2	2	2	1	11	11	11
dition	E2 E3 E4 point								
con s	E2 E								
	E1								
٥		80	80	8	8	25	25	25 13	25 13
	Se S7 S8 S9								
_	S7 8								
SW condition									
/ con	4 S5								
SW	S3 S					0	0	0	0
	S1 S2 S3 S4 S5								
	S	0	0	0	0				
Oden	Symbol								
\$ *	<u>ב</u>	1.2kHz gain	1.2kHz phase	1.2kHz gain	1.2kHz phase	1.2kHz gain	1.2kHz phase	2.7kHz gain	2.7kHz phase
Q C V	υ Σ		sna	FOC		ТВАСКІИС			<u> </u>


Example of Representative Characteristics





Package Outline Unit: mm

CXA1372BQ




NOTE: PALLADIUM PLATING

This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).

CXA1372BS





PACKAGE MATERIAL	EPOXY RESIN
SONY CODE SDIP-48P-02 LEAD TREATMENT	SOLDER PLATING
EIAJ CODE SDIP048-P-0600-A LEAD MATERIAL	COPPER / 42 ALLOY
JEDEC CODE ———— PACKAGE WEIGHT	5.1g