

CXA1372BQ/BS

RF Signal Processing Servo Amplifier for CD Player

Description

The CXA1372BQ/BS is a bipolar IC developed for RF signal processing (focus OK, mirror, defect detection, EFM comparator) and various servo control.

Features

- Dual ±5V and single 5V power supplies
- Low power consumption
- Fewer external parts
- Disc defect countermeasure circuit
- Fully compatible with the CXA1182 for microcomputer software

Functions

- · Auto asymmetry control
- Focus OK detection circuit
- Mirror detection circuit
- Defect detection, countermeasure circuit
- EFM comparator
- Focus servo control
- Tracking servo control
- Sled servo control

Structure

Bipolar silicon monolithic IC



- Supply voltage Vcc VEE 12 V
- Operating temperature
 - Topr –20 to +75 °C
- Storage temperature
 - Tstg –65 to +150 °C
- Allowable power dissipation
 - PD 457 (CXA1372BQ) mW
 - 833 (CXA1372BS) mW

Recommended Operating Conditions

Vcc – Vee	3.6 to 11	V
Vcc – Dgnd	3.6 to 5.5	V

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Configuration

CXA1372BQ



CXA1372BS



Pin Description

Pin Q	No. S	Symbol	I/O	Equivalent circuit	Description
1	7	VC	I		Center voltage input. For dual power supplies: GND For single power supply: (Vcc + GND)/2
2	8	FGD	I	2 Vcc 147 ₹ 48k 130k 20µA	Connects a capacitor between this pin and Pin 3 to cut high-frequency gain.
3	9	FS3			The high-frequency gain of the focus servo is switched through FS3 ON and OFF.
4	10	FLB	I		External time constant to boost the low frequency of the focus servo.
5	11	FEO	0		Focus drive output.
11	17	ΤΑΟ	0	(5) 11 14 250μA 4 4 4 4 4 4 4 4 4 4 4 4 4	Tracking drive output.
14	20	SLO	0	О С С С С С С С С С С	Sled drive output.
6	12	FE-	I	6 147 6 ↓ 40k ↓ 2.5µA	Inverted input for focus amplifier.

Pin	No.	Symbol	I/O	Equivelent eireuit	Description
Q	S	Symbol	1/0	Equivalent circuit	Description
7	13	SRCH	I	7 147 147 50k ≩ 3.5µA ↓ ↓ 11µA	External time constant for forming the focus search waveforms.
8	14	TGU	1	$ \begin{array}{c} $	External time constant for selecting the tracking high-frequency gain.
9	15	TG2	I		External time constant for selecting the tracking high-frequency gain.
12	18	TA-	I	147 147 90k 3μA 11μA	Inverted input for tracking amplifier.
13	19	SL+	I		Non-inverted input for sled amplifier.
15	21	SL-	I	(15) 147 (15) (15) (15) (15) (15) (147) (15)	Inverted input for sled amplifier.

Pin	No.	Symbol	I/O		Description
Q	S	Symbol	1/0	Equivalent circuit	Description
16	22	FSET	I	147 16 ↓ 147 ↓ 15k ↓ 15k	Sets the peak frequency of focus tracking phase compensation.
17	23	ISET	I		Current is input to determine focus search, track jump, and sled kick level.
18	24	SSTOP	1	147 18 147 147 147 147 147	Limit SW ON/OFF signal detection for disc innermost track detection.
20	26	DIRC	I		Used for 1-track jump. Contains a $47k\Omega$ pull-up resistor.
21	27	LOCK	I	20) ↓ ↓ ↓ ↓ 15µA	At "Low" sled overrun prevention circuit operates. Contains a $47k\Omega$ pull-up resistor.
22	28	CLK	I	$\begin{array}{c} 21 \\ \hline \\ 22 \\ \hline \\ 23 \\ \hline \\ 24 \\ \hline \\ 25 \end{array} \qquad $	Serial data transfer clock input from CPU. (no pull-up resistor)
23	29	XLT	I	$ \begin{array}{ccc} (24) \\ (25) \\ \downarrow \end{array} \downarrow $	Latch input from CPU. (no pull-up resistor)
24	30	DATA	I		Serial data input from CPU. (no pull-up resistor)
25	31	XRST	I		Reset input, reset at "Low". (no pull-up resistor)
26	32	C. OUT	0	A A A ≥ 20k	Track number count signal output.
27	33	SENS	0	26 27 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	Outputs FZC, AS, TZC and SSTOP through command from CPU.

Pin	No.	Symbol	I/O	Equivalent circuit	Description
Q	S	Symbol	1/0		Description
29	35	MIRR	0		MIRR comparator output. (DC voltage: $10k\Omega$ load connected)
38	3 44 CP		I		Connects MIRR hold capacitor. Non-inverted input for MIRR comparator.
34	40	CC1	0		DEFECT bottom hold output.
35	41	CC2	I		Input for DEFECT bottom hold output with capacitance coupled.
30	36	DFCT	0		DEFECT comparator output. (DC voltage: $10k\Omega$ load connected)
37	43	СВ	I		Connects DEFECT bottom hold capacitor.
31	37	ASY	I		Auto asymmetry control input.
32	38	EFM	0	32 4.8k Current source depending on power supply (Vcc to DGND)	EFM comparator output. (DC voltage: 10kΩ load connected)
33	39	FOK	0		FOK comparator output. (DC voltage: 10kΩ load connected)

Pin	No.	Symbol	1/0		Description
Q	S	Symbol	I/O	Equivalent circuit	Description
39	45	RFI	I		Input for RF summing amplifier output with capacitance coupled.
40	46	RFO	0		RF summing amplifier output. Check point of eye pattern.
42	48	TZC	I	42 ↓ 147 ↓ 7μA ↓ 7μA	Tracking zero-cross comparator input.
43	1	TE	I		Tracking error input.
44	2	TDFCT	I		Connects a capacitor for time constant during defect.
45	3	ATSC	I	$\begin{array}{c} Vcc & & \\ 470k \\ 45 & & \\ & &$	Window comparator input for ATSC detection.
46	4	FZC	I	46 147 ↓ 147 ↓ 147 ↓ 147 ↓ 1.2k	Focus zero-cross comparator input.
47	5	FE	I		Focus error input.
48	6	FDFCT	I		Connects a capacitor for time constant during defect.

Electrical Characteristics

(Ta = 25°C, Vcc = 2.5V, VEE = -2.5V, D. GND = -2.5V)

								1	1	1	1											
$ \frac{1}{10000000000000000000000000000000000$		Unit	5	шA	шA	đb	đB	>	>	>	>	У ш	У ш	> E	đb	В	>	>	>	>	У ш	> 2
$ \begin{array}{ $		Max		27	8 	24.0	-35		-2.0		-1.2	-360	640	61	17.6	-39		-2.0		-1.2	-360	640
Item Symbol Symbol </td <td></td> <td>Tvp.</td> <td>Д (.</td> <td>19</td> <td>-17</td> <td>21.0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>50</td> <td>13.3</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		Tvp.	Д (.	19	-17	21.0								50	13.3							
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		Min.		8	-24	18.0		2.0		1.2		-640	360	39	11.6		2.0		1.2		-640	360
Item Symbol Swoodtition Swoodtition Solution	- Description of output	Irement				V1 = 10Hz, 100mVp-p GFE0 = 20 log (Vout/Vin)	SG = 10kHz, 40mVp-p Difference in gain when SD = 00 and SD = 08	11	Ш	11	11			*(Vcc + DGND)/2 = SENS value when E4 is varied.	V2 = 10Hz, -500mVp-p GTE0 = 20 log (Vout/Vin)	$V_2 = 10$ kHz, 40mVp-p Difference in gain when SD = 00 and SD = 25	11	11	11	$V_2 = 0.5 V DC$		
Item Symbol Swoodtition Swoodtition Solution	Measure	ment	point	10, 36	19, 41	ъ	ъ	5	5	5	5	5	5	27	5	11	11	1	1	1	1	11
Item Symbol Swoodtition Swoodtition Solution	dition	arrion	Щ 4											*								
Item Symbol Swoodtition Swoodtition Solution			E2																			
Item Symbol Avecondition Current consumption lcc s1 <s2<s3<s4<s6<s7<s8<s9< td=""> Current consumption lcc r r DC voltage gain GFE0 r r r DC voltage gain GFE0 0 r r r Max. output voltage VFE0F 0 r r r Max. output voltage VFE0F 0 r r r Max. output voltage VFE0F 0 r r r r Max. output voltage VFE0F 0 0 r r r r Max. output voltage VFE0F 0 0 r r r r Max. output voltage VFE0F r r r r r Max. output voltage VFE0F r r r r r r FZC threshold value VFE0F r r r r r r r<!--</td--><td>ä</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></s2<s3<s4<s6<s7<s8<s9<>	ä																					
Item Symbol Symbol State Symbol <		5		00	00	08	00	80	08	08	80	02	03	00	25	00	25	25	25	25	2C	28
Item Symbol Symbol Symbol Symodition Current consumption Icc P P P P Current consumption Icc P P P P P Current consumption Icc P <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>																						
Item Symbol SI SS SS SS Current consumption lcc i i i SS SS<			%																			
Item Symbol SI SS SS SS Current consumption lcc i i i SS SS<		_ [S7																			
Item Symbol Symbol Current consumption Icc Symbol Current consumption Icc Symbol Current consumption Icc Symbol DC voltage gain GFEO S DC voltage gain GFEO O Max. output voltage VFEOF O <t< td=""><td>i i i</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td></td><td></td></t<>	i i i																		0	0		
Item Symbol Symbol Current consumption Icc Symbol Current consumption Icc Symbol Current consumption Icc Symbol DC voltage gain GFEO S DC voltage gain GFEO O Max. output voltage VFEOF O <t< td=""><td></td><td></td><td>S5</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td></td><td></td><td></td></t<>			S5														0	0	0			
Item Symbol Symbol Current consumption Icc Symbol Current consumption Icc Symbol Current consumption Icc Symbol DC voltage gain GFEO S DC voltage gain GFEO O Max. output voltage VFEOF O <t< td=""><td></td><td>5 2</td><td>2</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>		5 2	2																			
Item Symbol Current consumption Icc DC voltage gain GFEO DC voltage gain GFEO Max. output voltage VFEOF FZC threshold value VFEOF Max. output voltage VFEOF Max. output voltage VTEOF	Ū	ō								0	0											
Item Symbol S1 Current consumption Icc Symbol Current consumption Icc S Current consumption Icc S DC voltage gain GFE0 S PC voltage gain C S PC voltage gain GFE0 S PC voltage gain GTE0 S PC voltage gain S S <td></td> <td>ł</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0</td> <td>0</td> <td></td>		ł						0	0													
Item Symbol Current consumption Icc Current consumption Icc Current consumption Icc DC voltage gain GFE0 Max. output voltage VFE0F Max. output voltage VFE07 Max. output voltage VFE03								-	-	-	-											
				lcc	lee	GFEO	V FEOF	VFE01	VFE02	VFE03	VFE04	Vsrch1	Vsrch2	VFZC	Gтео	Итеог	VTE01	VTE02	VTE03	VTE04	VJUMP1	VJUMP2
		ltem		rrent consumption	rrent consumption	DC voltage gain	Feedthrough	Max. output voltage	Max. output voltage	Max. output voltage	Max. output voltage	Search output voltage	Search output voltage	FZC threshold value	DC voltage gain	Feedthrough	Max. output voltage	Max. output voltage	Max. output voltage	Max. output voltage	Jump output voltage	Jump output voltage
				Cui	Cui		(Ъνс	ES :	SUC	EO(1	1	I		ОЛИЗ	IS E	KIN	2AC	⊔ ∃⊥	I	L
	\vdash		;	_	~	~						~	0	~	2						8	െ
		ž		-			7	()		<u> </u>	ω	0)	7	~	-	, ,	÷	Ť	7	-	-	Ť

SONY

$ \frac{1}{10000000000000000000000000000000000$	•	_	,	,	~															N
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		5	νm	νm	л С	dB	db	>	>	>	>	> ш	2 2	> E	>	>	> E	>	>	kНz
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	ACM.	Max.	L	45	20		-34		-2.0		-2.0	-450	750	-10	-2.0	-2.0	-330		-1.8	
$ \frac{1}{1000 } 1$	Ę.	ı yp.	-26	26	0									-25			-356			
$\frac{1}{1000} \frac{1}{1000} \frac{1}{10000} \frac{1}{100000} \frac{1}{1000000} \frac{1}{100000000} \frac{1}{10000000000000000000000000000000000$	Ni5		-45	7	-20	50		2.0		2.0		-750	450	-40			-400	2.2		45
Image: Symbol	Description of output	waverorm and measurement method	*(Vcc + DGND)/2 = SENS	value when E3 is varied.	$*(V_{cc} + DGND)/2 = SENS$ value when E2 is varied.	V5 = 10Hz, 20mVp-p Open loop gain	$V_5 = 10$ kHz, 100mVp-p Difference in gain when SD = 00 and SD = 25	V5 = 1.0VDC	1 11	11	V5 = -1.0VDC			*(Vcc + DGND)/2 = SENS value when E1 is varied.			(Vcc + DGND)/2 = value between Pins 39 and 40 when V4 is varied.		V4 = 1Vp-p - 375mVbc	
Image: Symbol	Measure-	point	27	27	27	14	14	14	14	14	14	14	14	27	27	26	33	33	33	33
Item Symbol Symbol Symbol Symodition Symbol Symbo	tion																			
Image: Symbol Side Side Side Side Side Side Side Side	ondi		*																	
Image: Symbol Side Side Side Side Side Side Side Side	as co				*															
Item Symbol Symbol <td></td>																				
Item Symbol Symol Symol Symol			10	10	20	25	00	25	25	25	25	23	22	30						
Item Symbol Symbol <td></td>																				
Item Symbol Symol Symol Symol										_	_									
Item Symbol Symbol Reduct threshold value VATSC1 S1 ATSC threshold value VATSC2 S3 ATSC threshold value VATSC2 S DC voltage gain GSL0 S Max. output voltage VSL0F S Max. output voltage VSL05 S SSTOP threshold VSST05 S Value VSST06 S SST0P threshold VSST05 S Value VSST06 S SST07 VSST05 S Value VSST06 S Value VSST06 S MA VSST06 S <td>U</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0</td> <td>0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	U									0	0									
Item Symbol Symbol ATSC threshold value VATSC1 S ATSC threshold value VATSC2 S ATSC threshold value VTZC S Max. output voltage VSLOF S Max. output voltage VSLOS S Max. Output voltage VSLOS <t< td=""><td>nditi</td><td>5 S</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	nditi	5 S																		
Item Symbol Symbol ATSC threshold value VATSC1 S ATSC threshold value VATSC2 S ATSC threshold value VTZC S Max. output voltage VSLOF S Max. output voltage VSLOS S Max. Output voltage VSLOS <t< td=""><td>8</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	8																			
Item Symbol ATSC threshold value VATSC1 S ATSC threshold value VATSC2 S ATSC threshold value VSLOF S Max. output voltage VSLO2 N Max. output voltage VSLO2 N Max. output voltage VSLO2 N Kick output voltage VSLO3 N Kick output voltage VSSTOP N SSTOP threshold VSSTOP N SSTOP threshold VSSTOP N Max. Output voltage VKICK1 N Kick output voltage VKICK1 N SSTOP threshold value VCOUT </td <td>S</td> <td></td>	S																			
Item Symbol PATSC threshold value VATSC1 ATSC threshold value VATSC2 DC voltage gain GSL0 Max. output voltage VSL01 Max. output voltage VSL03 Max. output voltage VSL03 Max. output voltage VSL04 Kick output voltage VSL04 Kick output voltage VSL03 Kick output voltage VSL04 Kick output voltage VSL04 Kick output voltage VSL04 Kick output voltage VSST0P Value SENS Low level SSTOP threshold value VFOK1 FOK threshold value VFOK1 FOK threshold value VFOK1 Low level voltage VFOK1 Low level voltage VFOK1		-																		
Item Symbol ATSC threshold value VATSC1 ATSC threshold value VATSC1 ATSC threshold value VATSC2 ATSC voltput voltage VSLOF Kick output voltage VKICK1 Kick output voltage VKICK2 SSTOP threshold VSSTOP Value SSTOP threshold value COUT Low level VSOT High level voltage VFOK1 Low level voltage VFOK1 Low level voltage VFOK1																				
EOK SEEVO SEEVO SEEVO	Sumbol	•	VATSC1	VATSC2	VTZC	Gslo	Vslof	VsL01	VsL02	VsL03	Vsl04	V кіск1	Vkick2	Vsstop	Vsens	Vсоит	Vғокт	Vғокн	VFOKL	FFOK
			-	-	•	DC voltage gain	Feedthrough					Kick output voltage	Kick output voltage	SSTOP threshold value	SENS Low level	COUT Low level			Low level voltage	Max. operating frequency
33 33 <td< td=""><td>\vdash</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	\vdash											-	-							
<u> </u>			20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37

SONY

_:±	:			N	<u> </u>	<u></u>			N	N	<u> </u>	<u> </u>	>	>	_		ġ.	٩.
		>	>	kНz	d-dV	d-dV	>	>	kHz	kНz	d-d/	d-d/	У Ш	7m	>	>	d-d/	d-d/
Max			-2.0		0.3			-2.0	1		0.5		50	100		-1.2	0.12	
L CV	. J K -												0	50				
Min		1.8		30		1.8	1.8			2.5		1.8	-50	0	1.2			1.8
Description of output	method	V₄ = 10kHz	1.0Vp-p - 0.4Vbc	V4 = 800mVp-p - 0.4Vpc	Vi – 10kHz – 0.4Vec				// 0 8//0 375m//nc		V4 = 50Hz + 375mVpc	(square wave)	V4 = 750kHz, 0.7Vp-p	V4 = 750kHz, 0.7Vp-p + 0.25Vpc	7-070 - 750kH2 - 0 77/0-0		// – 750kHz	
Measure-	point	29	29	29	29	29	30	30	30	30	30	30	31	31	32	32	A	A
Bias condition Measure-	E2 E3 E4																	
	л Ш																	
	S9														0	0		
	S8												0	0	0	0	0	0
	S7																	
litior																		
SW condition	S4 S5 S6																	
SW																		
	2 S3																	
	S1 S2																	
							т			0	-	2						
Svmhol		Vmirh	VMIRL	FMIR	VMIR1	VMIR2	Ирестн	VDFCTL	FDFCT1	FDFCT2	VDFCT1	VDFCT2	Defm1	Defm2	Vеғмн	VEFML	VEFM1	VEFM2
tem		High level voltage	Low level voltage	Max. operating frequency	Min. input operating voltage	Max. input operating voltage	High level output voltage	Low level output voltage	Min. operating frequency	Max. operating frequency	Min. input operating voltage	Max. input operating voltage	Duty 1	Duty 2	High level output voltage	Low level output voltage	Min. input operating voltage	Max. input operating voltage
				ЯОЯ	AIM				ECT	DEF					V	EFA		
Z		38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54

Electric Characteristics Measurement Circuit



Description of Functions

Focus Servo



The above figure shows a block diagram of the focus servo.

Ordinarily the FE signal is input to the focus phase compensation circuit through a $20k\Omega$ and $48k\Omega$ resistance; however, when DFCT is detected, the FE signal is switched to pass through a low-pass filter formed by the internal $470k\Omega$ resistance and the capacitance connected to Pin 48. When this DFCT countermeasure circuit is not used, leave Pin 48 open.

When FS3 is ON, the high-frequency gain can be cut by forming a low-frequency time constant through a capacitor connected between Pins 2 and 3 and the internal resistor.

The capacitor connected between Pin 4 and GND is a time constant to boost the low frequency in the normal playback state.

The peak frequency of the focus phase compensation is approximately 1.2kHz when a resistance of $510k\Omega$ is connected to Pin 16.

The focus search level is approximately ± 1.1 Vp-p when using the constants indicated in the above figure. This level is inversely proportional to the resistance connected between Pin 17 and GND. However, changing this resistance also changes the level of the track jump and sled kick as well.

The FZC comparator inverted input is set to 2% of Vcc and VC (Pin 1); (Vcc – VC) \times 2%.

* 510k Ω resistance is recommended for Pin 16.

Tracking Sled Servo



The above figure shows a block diagram of the tracking and sled servo.

The capacitor connected between Pins 8 and 9 is a time constant to cut the high-frequency gain when TG2 is OFF. The peak frequency of the tracking phase compensation is approximately 1.2kHz when a 510k Ω resistance connected to Pin 16.

To jump tracks in FWD and REV directions, turn TM3 or TM4 ON. During this time, the peak voltage applied to the tracking coil is determined by the TM3 or TM4 current and the feedback resistance from Pin 12. To be more specific,

Track jump peak voltage = TM3 (or TM4) current × feedback resistance

The FWD and REV sled kick is performed by turning TM5 or TM6 ON. During this time, the peak voltage applied to the sled motor is determined by the TM5 or TM6 current and the feedback resistance from Pin 15;

Sled kick peak voltage = TM5 (or TM6) current × feedback resistance

The values of the current for each switch are determined by the resistance connected between Pin 17 and GND. When this resistance is $120k\Omega$:

TM3 (or TM4) = $\pm 11\mu$ A, and TM5 (or TM6) = $\pm 22\mu$ A.

This current value is almost inversely proportional to the resistance and the variable range is approximately 5 to 40μ A at TM3.

SSTOP is the ON/OFF detection signal for the limit SW of the linear motor's innermost track.

As is the case with the FE signal, the TE signal is switched to pass through a low-pass filter formed by the internal resistance ($470k\Omega$) and the capacitor connected to Pin 44.

TM-1 was ON at DFCT in the CXA1082 and CXA1182, but it does not operate in the CXA1372.

Focus OK circuit



The focus OK circuit creates the timing window okaying the focus servo from the focus search state.

The HPF output is obtained at Pin 39 from Pin 40 (RF signal), and the LPF output (opposite phase) of the focus OK amplifier output is also obtained.

The focus OK output reverses when $V_{RFI} - V_{RFO} \approx -0.37 V$.

Note that, C5 determines the time constants of the HPF for the EFM comparator and mirror circuit and the LPF of the focus OK amplifier. Ordinarily, with a C5 equal to 0.01µF selected, the fc is equal to 1kHz, and block error rate degradation brought about by RF envelope defects caused by scratched discs can be prevented.

EFM comparator

EFM comparator changes RF signal to a binary value. The asymmetry generated due to variations in disc manufacturing cannot be eliminated by the AC coupling alone. Therefore, the reference voltage of EFM comparator is controlled through 1 and 0 that are in approximately equal numbers in the binary EFM signals.



As this comparator is a current SW type, each of the High and Low levels is not equal to the power supply voltage. A feedback has to be applied through the CMOS buffer.

R8, R9, C8, and C9 form a LPF to obtain (Vcc + DGND)/2V. When fc (cut-off frequency) exceeds 500Hz, the EFM low-frequency components leak badly, and the block error rate worsens.

DEFECT circuit

After inversion, RFI signal is bottom held by means of the long and short time constants. The long timeconstant bottom hold keeps the mirror level prior to the defect.

The short time-constant bottom hold responds to a disc mirror defect in excess of 0.1ms, and this is differentiated and level-shifted through the AC coupling circuit.

The long and short time-constant signals are compared to generate at mirror defect detection signal.



Mirror Circuit

The mirror circuit performs peak and bottom hold after the RFI signal has been amplified.

For the peak hold, a time constant can follow a 30kHz traverse, and, for the bottom hold, one can follow the rotation cycle envelope fluctuation.



Through differential amplification of the peak and bottom hold signals H and I, mirror output can be obtained by comparing an envelope signal J (demodulated to DC) to signal K for Which peak holding at a level 2/3 that of the maximum was performed with a large time constant. In other words, mirror output is low for tracks on the disc and high for the area between tracks (the MIRR areas). In addition, a high signal is output when a defect is detected. The mirror hold time constant must be sufficiently large in comparison with the traverse signal.

Commands

The input data to operate this IC is configured as 8-bit data; however, below, this input data is represented by 2-digit hexadecimal numerals in the form \$XX, where X is a hexadecimal numeral between 0 and F. Commands for the CXA1372 can be broadly divided into four groups ranging in value from \$0X to \$3X.

1. \$0X ("FZC" at SENS (Pin 27))

These commands are related to focus servo control. The bit configuration is as shown below.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	FS4	FS3	FS2	FS1

Four focus-servo related switches exist: FS1 to FS4 corresponding to D0 to D3, respectively.

\$00 When FS1 = 0, Pin 7 is charged to $(22\mu A - 11\mu A) \times 50k\Omega = 0.55V$.

If FS2 = 0, this voltage is no longer transferred, and the output at Pin 5 becomes 0V.

\$02 From the state described above, the only FS2 becomes 1. When this occurs, a negative signal is output to Pin 5. This voltage level is obtained by equation 1 below.

 $(22\mu A - 11\mu A) \times 50 k\Omega \times \frac{\text{resistance between Pins 5 and 6}}{50 k\Omega} \qquad \dots \qquad \text{Equation 1}$

\$03 From the state described above, FS1 becomes 1, and a current source of +22µA is split off. Then, a CR charge/discharge circuit is formed, and the voltage at Pin 7 decreases with the time as shown in Fig. 1 below.



Fig. 1. Voltage at Pin 7 when FS1 gose from $0 \rightarrow 1$

This time constant is obtained with the $50k\Omega$ resistance and an external capacitor.

By alternating the commands between \$02 and \$03, the focus search voltage can be constructed. (Fig. 2)



Fig. 2. Constructing the search voltage by alternating between \$02 and \$03 (Voltage at Pin 5)

1-1. FS4

This switch is provided between the focus error input (Pin 47) and the focus phase compensation, and is in charge of turning the focus servo ON and OFF.

 $00 \rightarrow 008$ Focus OFF \leftarrow Focus ON

1-2. Procedure of focus activation

For description, suppose that the polarity is as described below.

a) The lens is searching the disc from far to near;

b) The output voltage (Pin 5) is changing from negative to positive; and

c) The focus S-curve is varying as shown below.



Fig. 3. S-curve

The focus servo is activated at the operating point indicated by A in Fig. 3. Ordinarily, focus searching and turning the focus servo switch ON are performed when the focus S-curve transits the point A indicated in Fig. 3. To prevent misoperation, this signal is ANDed with the focus OK signal.

In this IC, FZC (Focus Zero Cross) signal is output from the SENS pin (Pin 27) as the point A transit signal. Focus OK is output as a signal indicating that the signal is in focus (can be in focus in this case).

Following the line of the above description, focusing can be well obtained by observing the following timing chart.



Fig. 4. Focus ON timing chart

Note that the time from the High to Low transition of FZC to the time command \$08 is asserted must be minimized. To do this, the software sequence shown in B is better than the sequence shown in A.



Fig. 5. Poor and good software command sequences

1-3. SENS (Pin 27)

The output of the SENS pin differs depending on the input data as shown below.

\$0X: FZC \$1X: AS \$2X: TZC \$3X: SSTOP \$4X to 7X: HIGH-Z

2. \$1X ("AS" at SENS (Pin 27))

These commands deal with switching TG1 and TG2 ON/OFF.

The bit configuration is as follows

	onngulai	1011 15 45 1	0110103				
D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	ANTI SHOCK ON/OFF		TG2	TG1

TG1, TG2

The purpose of these switches is to switch the tracking servo gain Up/Normal. The brake circuit (TM7) is to prevent the frequently occurred phenomena where the merely 10-track jump has been performed actually though a 100-track jump was intended to be done due to the extremely degraded actuator settling caused by the servo motor exceeding the linear range after a 100 or 10-track jump.

When the actuator travels radially; that is, when it traverses from the inner track to the outer track of the disc and vice versa, the brake circuit utilizes the fact that the phase relationship between the RF envelope and the tracking error is 180° out-of-phase to cut the unneeded portion of the tracking error and apply braking.









3. \$2X ("TZC" at SENS (Pin 27))

These commands deal with turning the tracking servo and sled servo ON/OFF, and creating the jump pulse and fast forward pulse during access operations.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	Trackin	g	Sled	
				control		contro	I
				00: OFI	F	00: OF	F
				01: Ser	vo ON	01: Se	ervo ON
				10: F-J	UMP	10: F-	FAST FORWARD
				11: R-J	UMP	11: R-	FAST FORWARD
					\downarrow		\downarrow
				TM1, T	M3, TM4	TM2, ⁻	TM5, TM6

DIRC (Pin 20) and 1 Track Jump

Normally, an acceleration pulse is applied for a 1-track jump. Then a deceleration pulse is given for a specified time observing the tracking error from the moment it passes point 0, and tracking servo is turned ON again. For the 100-track jump to be explained in the next item, as long as the number of tracks is about 100 there is no problem. However a 1-track jump must be performed here, which requires the above complicated procedure. For the 1-track jump in CD players, both the acceleration and deceleration take about 300 to 400µs. When software is used to execute this operation, it turns out as shown in the flow chart of Fig. 9. Actually, it takes some time to transfer data.





Fig. 10. 1-track jump with DIRC (Pin 20)

The DIRC (Direct Control) pin was provided in this IC to facilitate the 1-track jump operation. Conduct the following process to perform 1-track jump using DIRC (normal High).

- (a) Acceleration pulse is output. (\$2C for REV or \$28 for FWD).
- (b) With TZC ↓ (or TZC ↑), set DIRC to Low. (SENS Pin 27 outputs "TZC"). As the jump pulse polarity is inverted, deceleration is applied.
- (c) Set DIRC to High after a specific time.
 Both the tracking servo and sled servo are switched ON automatically.
 As a result, the track jump turns out as shown in the flow chart of Fig. 10 and the two serial data transfers can be omitted.

4. \$3X

This command selects the focus search and sled kick levels.

D0, D1 Sled, NORMAL feed, high-speed feed

D2, D3 Focus search level selection

	Focus se	arch level	Sled ki	Relative	
D7 D6 D5 D4	D3 (PS4)	D2 (PS3)	D1 (PS2)	D0 (PS1)	value
	0	0	0	0	±1
	0	1	0	1	±2
0 0 1 1	1	0	1	0	±3
	1	1	1	1	±4

Parallel Direct Interface

1. DIRC



2. LOCK (Sled overrun prevention circuit)



CPU Serial Interface Timing Chart



Item	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	fck			1	MHz
Clock pulse width	fwck	500			ns
Setup time	tsu	500			ns
Hold time	th	500			ns
Delay time	to	1000			ns
Latch pulse width	tw∟	1000			ns

(DVcc - DGND = 4.5 to 5.5V)

System Control

Item	Address			6		SENS				
item	D7	D6	D5	D4	D3	D2	D1	D0	output	
Focus control	0	0	0	0	FS4 Focus ON	FS3 Gain Down	FS2 Search ON	FS1 Search Up	FZC	
Tracking control	0	0	0	1	Anti-shock	Brake ON	TG2 Gain set ^{*1}	TG1	A. S	
Tracking mode	0	0	1	0	Tracking mode	Tracking mode *2		Sled mode *3		
Select	0	0	1	1	PS4 Focus search + 2	PS3 Focus search + 1	PS2 Sled kick + 2	PS1 Sled kick + 1	SSTOP	

*1 Gain set

TG1 and TG2 can be set independently.

When the anti-shock is at 1 (00011xxx), both TG1 and TG2 are inverted when the internal anti-shock is at High.

*2 Tracking mode

	D3	D2
OFF	0	0
ON	0	1
FWD JUMP	1	0
REV JUMP	1	1

*3 Sled mode

	D1	D0
OFF	0	0
ON	0	1
FWD MOVE	1	0
REV MOVE	1	1

Serial Data Truth Table

Serial data	Hex.	Function
FOCUS CONTROL		FS = 4 3 2 1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	\$00 \$01 \$02 \$03 \$04 \$05 \$06 \$07 \$08 \$09	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	\$0A \$0B \$0C \$0D \$0E \$0F	1 0 1 0 1 0 1 1 1 1 0 0 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 1
TRACKING CONTROL		$AS = 0 \qquad AS = 1$ $TG = 2 \ 1 \qquad TG = 2 \ 1$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	\$10 \$11 \$12 \$13 \$14	0 0 0 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 0 0 0
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	\$15 \$16 \$17 \$18 \$19 \$1A \$1B \$1C \$1D \$1E	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
0 0 0 1 1 1 1 1 TRACKING MODE	\$1F	1 1 0 1 DIRC = 1 DIRC = 0 DIRC = 1 TM = 654321 654321
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	\$20 \$21 \$22 \$23 \$24 \$25 \$26 \$27 \$28 \$27 \$28 \$27 \$28 \$27 \$28 \$22 \$22 \$22 \$22 \$22 \$22 \$22 \$22 \$22	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$





Application Circuit

Notes on Operation

1. Connection of the power supply pin

	Vcc	Vee	VC
dual ±5V power supplies	+5V	–5V	0V
single 5V power supplies	+5V	0V	VC

2. FSET pin

The FSET pin determines the cut-off frequency fc for the focus and tracking high-frequency phase compensation.

3. ISET pin

ISET current = 1.27V/R

- = Focus search current
- = Tracking jump current
- = 1/2 sled kick current
- 4. The tracking amplifier input is clamped at $1V_{BE}$ to prevent overinput.
- 5. FE (focus error) and TE (tracking error) gain changing method
- (1) High gain: Resistance between FE pins (Pins 5 and 6) $100k\Omega \rightarrow Large$ Resistance between TA pins (Pins 11 and 12) $100k\Omega \rightarrow Large$
- (2) Low gain: A signal, whose resistance is divided, is input to FE and TE.



- 6. Input voltage of microcomputer interface Pins 20 to 25, should be set as follows.
 - $V{\ensuremath{\mathsf{H}}}$ $V{\ensuremath{\mathsf{Cc}}} \times 90\%$ or more
 - VIL Vcc \times 10% or less

7. Focus OK circuit

- (1) Refer to the "Description of Operation" for the time constant setting of the focus OK amplifier LPF and the mirror amplifier HPF.
- (2) The equivalent circuit of FOK output pin is as follows.



FOK comparator output is:

Output voltage High: VFOKH ≈ near Vcc

Output voltage Low: VFOKL \approx Vsat (NPN) + DGND

8. Mirror Circuit

(1) The equivalent circuit of MIRR output pin is as follows.



MIRR comparator output is:

Output voltage High: $V_{MIRH} \approx V_{CC} - V_{Sat}$ (LPNP) Output voltage Low: $V_{MIRL} \approx near DGND$

- 9. EFM Comparator
- (1) Note that EFM duty varies when the CXA1372 Vcc differs from that of DSP IC (such as the CXD2500).
- (2) The equivalent circuit of the EFM output pin is as follows.



* When the power supply current between Vcc and DGND is 5V.

EFM comparator output is:

Output voltage High: VEFMH \approx VCC – VBE (NPN)

Output voltage Low: $\text{VefmL}\approx\text{Vcc}-4.8~(k\Omega)\times700~(\mu\text{A})-\text{Vbe}~(\text{NPN})$

Compensation
Phase
Internal
cus/Tracking
Focus/T
for
Data
Design
Circuit
Standard

	: -		В	deg	В	deg	dB	deg	dB	deg
	No.M	iyp. wax.								
			21.5	63	16	63	13	-125	26.5	-130
	Min									
	Bias condition Measure- Description of output	method	When $CFLB = 0.1\mu F$							
	Measure- mont	point	ъ	ъ	ъ	ъ	11	11	11	11
Phase Compensation	sias condition	E1 E2 E3 E4 point								
ensa			08	80	ပ္ပ	ပ္ပ	25	25	25 13	25 13
mpe										
ပို		S6 S7 S8 S9								
has	Ę	S7								
	ditic									
tern	SW condition	1 S5								
g In	SW	3 Sz					0	0	0	0
ckin		2 8								
Лra		S1 S2 S3 S4 S5	0	0	0	0				
cus	-									
a for Fo	Cimbol									
Standard Circuit Design Data for Focus/Tracking Interna			1.2kHz gain	1.2kHz phase	1.2kHz gain	1.2kHz phase	1.2kHz gain	1.2kHz phase	2.7kHz gain	2.7kHz phase
Standar	apoly			SUC	FOC			ÐN	RACKI	T

Example of Representative Characteristics



Package Outline Unit: mm

CXA1372BQ



		PACKAGE STRUCTURE			
		PACKAGE MATERIAL	EPOXY RESIN		
SONY CODE	QFP-48P-L04	LEAD TREATMENT	SOLDER / PALLADIUM PLATING		
EIAJ CODE	*QFP048-P-1212-B	LEAD MATERIAL	COPPER / 42 ALLOY		
JEDEC CODE		PACKAGE WEIGHT	0.7g		

CXA1372BS

48PIN SDIP (PLASTIC) 600mil



		PACKAGE
SONY CODE	SDIP-48P-02	LEAD TRE
EIAJ CODE	SDIP048-P-0600-A	LEAD MAT
JEDEC CODE		PACKAGE

PACKAGE MATERIAL	EPOXY RESIN				
LEAD TREATMENT	SOLDER PLATING				
LEAD MATERIAL	COPPER / 42 ALLOY				
PACKAGE WEIGHT	5.1g				