# SONY.

## CXA1124BS/BQ CXA1534S/Q

# US Audio Multiplexing Decoder IC

## For the availability of this product, please contact the sales office.

#### Description

CXA1124/CXA1534 is an IC designed for the MTS decoding systems. This device contains a stereo signal demodulator, a SAP (Second Audio Program) signal demodulator and a dbx-TV noise reduction decoder. The Main 100% reference input level of the CXA1124 (CXA1534) is 245mVrms (100mVrms).

#### Features

- All functions of the MTS decoding system included on a chip.
- Minimized external components using integrated active filtering technique
- Reduced adjustment points using optimized filter characteristics, a quasi-sine wave stereo demodulator and a SAP demodulator.
- Has a sub output which allows independent setting of a mode.
- Allows automatic changeover between ON and OFF in the SAP mode when SAP broadcasting is OFF.
- · Adjustment-free pilot cancel circuit.
- Wide operating voltage range (4.7 to 10V)



#### Structure

Bipolar silicon monolithic IC

# Block Diagram and Pin Configuration CXA1124BS

SAP TC SAP BPF ST.LED PC INT 1 B PC INT 2 SAP.LED COMP IN LED G § VC SAP PLINTI D PL INT 2 SAP OUT MA OUT M1 🛞 SUB OUT M2 ( ž I TIME FMONO VRS SMD Vcc FSAP 🕑 GND MUTE VCC/2 VE ISAP 谢 VE QUT LLPF VCA IN IVCO VCATC E SAP VCAWGT ROUT 🕲 VETC L OUT G ST IN S OUT 🕲 MAIN IN NRBPE ( VEWGT SAP IN (



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

#### E91402A39-HP

Absolute Maximum Ratings (	Ta=25°C)		
<ul> <li>Supply voltage</li> </ul>	Vcc	12	V
<ul> <li>LED drive current</li> </ul>	l0 max	25	mA
<ul> <li>Operating temperature</li> </ul>	Topr	-20 to +75	°C
<ul> <li>Storage temperature</li> </ul>	Tstg	-55 to +150	٧
<ul> <li>Allowable power dissipation</li> </ul>	PD	2200 (42pin SDIP)	mW
		600 (48pin QFP)	mW
Operating Conditions			
<ul> <li>Supply voltage</li> </ul>	Vcc	4.7 to 10.0	V

#### healute Maxim ----- 25.01

Pin	Description	and	Equivalent	Circuit

Ta=25°C, Vcc=9V

Pin	Desci	ription an	d Equivalent Circ	uit	Ta=25°C, Vcc=9V
N SDIP	o. QFP	Symbol	Voltage (Typ.)	Equivalent circuit	Description
1	44	SAP TC	3.4V		Sets the time constant of the SAP carrier detection circuit.
2	45	ST LED	0.9V	2 Vec Sear LED 0 JTT	Drives LED when stereo broadcasting is on. Open collector output.
3	46	SAP LED			Drives LED when SAP broadcasting is on.
4	47	LED G			GND of LED.
5	48	VC SAP	4.5V	5 40x 20x 20x 50µ 40x 10x 10x 10x 10x 10x 10x 10x 1	Control pin of SAP VCO oscillation frequency. SAP VCO oscillating fre- quency can be varied by applying DC voltage to this pin. Normally a resis- tance or a variable resistance is con- nected.
6	1	SAP OUT	4.5V	6 1010 777	Output pin of SAP FM detector.

	o. QFP	Symbol	Voltage (Typ.)	Equivalent circuit	Description
7	2	M1	L: GND to 0.8V H: 2.0V to Vcc		Mode control switch pin. This pin is used in conjunction with M2 of pin 8.
8	3	M2	L: GND to 0.8V H: 2.0V to Vcc	8 4 4 777	Mode control swtich pin. This pin is used in conjunction with M1 of pin 7.
9	4	FMONO	L: GND to 0.8V H: 2.0V to Vcc		Mode control switch pin. Has 3 ranges of input, sets forced monoral mode and also controls ST.LED.
10	5	SMD	L: GND to 0.8V H: 2.0V to Vcc		Mode control switch pin. Controls SOUT pin output.
11	6	FSAP	L: GNÐ H: Vcc	I I I I I I I I I I I I I I I I I I I	Mode control switch pin. This pin's control voltage is different from that of other mode control switch pins.
12	8	MUTE	L: GND to 0.8V H: 2.0V to Vcc		Mode control switch pin. By settig this pin to H level all outputs turn to mute.
13	9	I SAP	1.3V	13 Vec 13 Vec 11 μ 0 GHD 777	Sets the reference current of SAP fil- ters. By adjusting the current that flows into this pin the cut off frequency can be changed.
14	10	I LPF	1.3V	14 14 14 14 14 14 14 14 14 14	Sets the reference current of stereo and dbx-TV NR filters. By adjusting the current that flows into this pin the respective cut off frequencies can be changed.

CXA1124BS/BQ, CXA1534S/Q

	o. QFP	Symbol	Voltage (Typ.)	Equivalent circuit	Description
15	11	I VCO	1.3V	15 147 11 U O CHD 777	Sets the reference current of stereo VCO and SAP VCO. By adjusting the current that flows into this pin the respective oscillation frequencies can be changed.
16	12	E SAP	4.5V		Inputs SAP signal from the external dbx-TV NR (option).
17	13	R OUT	4.5V	17 147 147 777	Rch output pin.
18	15	L OUT	4.5V	(18) (18) (18) (18) (18) (18) (19) (19) (19) (19) (19) (19) (19) (19	Lch output pin.
19	16	S OUT	4.5V	13 13 147 147 147 147 147 147 147 147	Optional output pin. From this pin monaural or SAP (only when the exter- nal dbx-TV NR is connected) is output.
20	17	NR BPF	4.5V	20 +++ +++ +++ +++ +++ +++ +++ +	Pin for the filter monitor of dbx-TV block.
21	18	SAP IN	4.5V		Inputs the signal from SAP OUT of pin 6.

N	0.	Symbol	Valtage (Typ)	Equivalent airouit	Description
SDIP	QFP	Symbol	Voltage (Typ.)	Equivalent circuit	Description
22	20	VE WGT	4.5V		Weighting pin of the variable de- emphasis control RMS value detection circuit.
23	21	MAIN IN	4.5V		Inputs (L+R) signal from MAIN OUT of pin 36.
24	22	ST IN	4.5V		Inputs (L—R) signal from SUB OUT of pin 35.
25	23	VE TC	2V	25 ZON GND 777	Determines the recovery time constant of the variable de-emphasis control RMS value detection circuit. By con- necting a $3.3\mu$ F capacitance, normal recovery time constant can be obtained.
26	24	VCA WGT	4.5V	25 147 500 147 500 777	Weighting pin of VCA control RMS value detection circuit.
27	25	VCA TC	2V	27 Vee 20 A GHD 777	Determines the recovery time constant of VCA control RMS value detection circuit. By connecting a $10\mu$ F capacitance, normal recovery time con- stant can be obtained.
28	26	VCA IN	4.5V		VCA input pin. Through a coupling capacitor, input the variable de- emphasis output signal of pin 29.

N SDIP		Symbol	Voltage (Typ.)	Equivalent circuit	Description
29	27	VE OUT	4.5V	29 3005 100 100 100 100 100 100 100 100 100	Variable de emphasis output pin.
30	28	VE	4.5V	30 1.23A GHD 775	Variable de emphasis integral pin.
31	29	GND			
32	30	Vcc			
33	31	VRS	4.5V	33 10x 10x 10x 10x 10x 10x 10x 10x	Reference potential pin of the signal. Voltage becomes half that of the sup- ply voltage.
34	32	I TIME	1.3V	30 147 11 JU 11 JU 6ND 777	Input pin for the timing current of the RMS value detection. The timing cur- rent determines the normal time con- stant of the detection circuit and the variable de-emphasis characteristics.
35	33	SUB OUT	4.5V	35 300 to the total state of the total state of the total state of	Output pin of L—R signal.
36	34	MA OUT	4.5V	36 147 147 147 147 147 147 147 147	Output pin of L+R signal.

	o. QFP	Symbol	Voltage (Typ.)	Equivalent circuit	Description
37	35	PL INT2	For stereo : 5.5V For monaural : 3.5V	37 227 227 WHD 777	Integral pin of the pilot cancel circuit
38	37	PL INT1	4.5V		loop filter.
39	38	COMP IN	4.5V	39 + 47 + 77 - 5ND - 77 - 77 - 5ND - 77 - 77	Audio multiplex signals are input through this pin.
40	39	PC INT2	4.5V		Integral pin of the stereo block PLL
41	40	PC INT1	4.5V		loop filter.
42	41	SAP BPF	4.5V		SAP BPF monitor pin.

.

## **Electrical Characteristics**

(Unless otherwise specified Ta=25°C, Vcc=9V, 0dB=100% modulation level, FH=15.734kHz)

100%modulation level→ (Reference level) Main (L+R) level = -10dBm (245mVrms)(Pre·Emphasis ON) Sub (L-R) level = -4dBm (490mVrms)(dbx·TV OFF)

Pilot level = -24.0 dBm (49mVrms)

SAP level = -14.4dBm (147mVrms)(10kHz peak deviation, dbx-TV OFF) The reference input levels of the CXA1534 (at Pin 39) are 1/2.45 times the equivalent values at the head of this page, The Main level is 100mVrms.

Stereo section (Including operation supply voltage and consumption circuit)

	ltom.	Sumbal		<u> </u>	Conditio	on	Min	Tue	Мах	Unit
No.	Item	Symbol	Mode	Input	Output	Others	Min.	Тур.	Max.	Unit
1	Operating supply voltage	Vcc	_			No signal	4.7		10.0	v
2	Consumption current	lcc	ST	—	—	No signal	17	25	33.0	mA
3	Main output level	Vmain	ST	Pin39	Pin17 Pin18	Main 1kHz, OdB, 75us, pre- emphasis ON	- 5.0	-4.0	-3.0	dBm
4	De-emphasis frequency response	FCdeem	ST	Pin39	Pin17 Pin18	Main 5kHz, -10dB, 75us, pre-emphasis ON	-1.0	0	1.0	dB
5	Main LPF frequency response	FCmain	ST	Pin39	Pin17 Pin18	Main 12kHz, 20dB, 75us, pre-emphasis ON	-3.0	-1.0	1.0	dB
6	Main distortion ratio	THDm	ST	Pin39	Pin17 Pin18	Main 1kHz, OdB, 75us, pre- emphasis ON 15k LPF used.	_	0.1	0.5	%
7	Main Max. output level	Vmmax	ST	Pin39	Pin17 Pin18	Main 1kHz, THD=3%, 75us, pre-emphasis ON	2.0	9.0		dBm
8	Main noise	Vnmain	ST	—	Pin17 Pin18	No signal 15k LPF used	_	-73	-65	dBm
9	Sub output level	Vsub	_	Pin39	Pin35	Sub 1kHz OdB	-10.5	- 9.0	-5.5	dBm
10	Sub LPF frequency response	FCsub	_	Pin39	Pin35	Sub 12kHz, 10dB	- 3.0	-0.4	1.0	dB
11	Sub distortion ratio	THDsub	—	Pin39	Pin35	Sub 1kHz, 0dB, 15KLPF used		0.1	1.0	%
12	Sub Max. output level	Vsmax	-	Pin39	Pin35	Sub 1kHz, THD=3%	-2.0	6.0		dBm
13	Sub noise level	Vsubn			Pin35	No signal 15KLPF used	-	-75	-65	dBm
14	Sub pilot cancel	PĊsub	—	Pin39	Pin35	Pilot : fH (-24dBm) fH BPF used	—	-53	-40	dBm
15	Stereo ON level	THst	_	Pin39	_	Varies Pilot input. Tests the level where LED lights up. Turns Pin9 (F MONO) to L or M.	- 9.5	-6.5	-4.0	dB

SAP section

	ltom	Cumbal	Condition				Min.	Tur	Max.	Unit
No.	Item	Symbol	Mode	Input	Output	Others		Тур.	Iviax.	
16	SAP output level	Vsap		Pin39	Pin6	1kHz OdB	-10.5	-9.4	-7.5	dBm
17	SAP frequency characteristics	FCsap		Pin39	Pin6	10kHz -10dB	- 3.0	-0.6	2.0	dB
18	SAP distortion ratio	THD <sub>sap</sub>	-	Pin39	Pin6	1 k H z , 0 d B , 15KLPF used	_	2.5	6.0	%
19	SAP noise level	VNsap	_	Pin39	Pin6	Input 5fH (14.4dBm) 15KLPF used	_	-65	-40	dBm
20	SAP ON level	THsap		Pin39		Varies SAP carrier (no demodulation) input level. Tests level where Pin3 LED lights up.	14.0	-10.0	-7.0	dB

dbx-TV section

Note) To test the dbx-TV timing current of other than pin34 input pilot to COMP IN (Pin39) and turn it to ST mode. Also, turn MAIN IN (Pin23) open.

Na	ltom	Symbol			Conditio	on	Min	Tur	May	Unit
No.	Item	Symbol	Mode	Input	Output	Others	Min.	Тур.	Max.	0
21	dbx-TV decode characteristics 300Hz, —5dB	V <sub>dc</sub> -1	ST	Pin24	Pin17 Pin18	300Hz, —17dBm	1.5	3.0	4.5	dBm
22	dbx-TV decode characteristics 300Hz, —15dB	V <sub>dc</sub> .2	ST	Pin24	Pin17 Pin18	300Hz, —27dBm	-18.5	- <b>1</b> 7.0	-15.5	dBm
23	dbx-TV decode characteristics 300Hz, — 30dB	V <sub>dc</sub> -3	ST	Pin24	Pin17 Pin18	300Hz, —42dBm	- 48.5	-47.0	- 45.5	dBm
24	dbx-TV decode characteristics 1kHz, —OdB	Vdc•4	ST	Pin24	Pin17 Pin18	1kHz, —12dBm	-2.7	-0.7	1.3	dBm
25	dbx-TV decode characteristics 1kHz, —10dB	V <sub>dc</sub> -5	ST	Pin24	Pin17 Pin18	1kHz, –22dBm	-23.4	-21.4	-19.4	dBm
26	dbx-TV decode characteristics 1kHz, -20dB	V <sub>dc</sub> .6	ST	Pin24	Pin17 Pin18	1kHz, —32dBm	-43.6	-41.6	-39.6	dBm
27	dbx-TV decode characteristics 8kHz, 0dB	Vdc-7	ST	Pin24	Pin17 Pin18	8kHz, —12dBm	-8.3	- 5.8	-3.3	dBm

.

No.	ltem	Symbol	Condition				Min	Tun	84.000	Unit
NO.	item	Symbol	Mode	Input	Output	Others	- Min.	Тур.	Max.	
28	dbx-TV decode characteristics 8kHz, —10dB	Vdc-8	ST	Pin24	Pin17 Pin18	8kHz, —22dBm	- 34.9	-32.4	29.9	dBm
29	dbx·TV decode characteristics 8kHz, —15dB	Vdc-9	ST	Pin24	Pin17 Pin18	8kHz, —27dBm	-49.2	-46.7	-44.2	dBm
30	dbx-TV distortion ratio	THDnr	ST	Pin24	Pin17 Pin18	1kHz, —15dBm	_	0.3	0.8	%
31	dbx-TV Max. output level 300Hz	VnrmaxL	ST	Pin24	Pin17 Pin18	THD=3%	2.0	9.0	_	dBm
32	dbx-TV Max. output level 8kHz	VnrmaxH	ST	Pin24	Pin17 Pin18	THD=3%	2.0	8.0		dBm
33	dbx-TV Noise level	Vnor	ST	_	Pin17 Pin18	15k LPF used	-	-88	-80	dBm
34	dbx-TV Timing current	ltime	_	_	_	Applies 3V voltage to pins 25 and 27 and tests respective input currents	7.1	7.5	7.9	μA

## Mode Matrix Control Voltage section

	là a un	Symbol	Condition							
No.	ltem		Mode	Input	Output	Others	Min.	Тур.	Max.	Unit
35	Control voltage 1 H level	V-HC1	-	_	-		2.0		Vcc	V
36	Control voltage 1 L level	V-LC1	-			Pin7. 8. 10. 12	GND		0.8	v
37	Control voltage 2 H level	V-HC2	—				Vcc 0.5		Vcc	v
38	Control voltage 2 M level	V-MC2			-	Control voltage for pin9 (FMONO) only	2.0	_	Vcc -2.0	v
39	Control voltage 2 L level	V-LC2		<u> </u>	_		GND		0.8	v

#### **Electrical Characteristics Test Circuit**



#### **Adjustment Procedure**

1. Adjustment of stereo and dbx filters

Input 1.5fH (23.6kHz: -10dBm) sine wave to pin 39 (COMP IN) and monitor pin 36 (MAIN OUT). Adjust the variable resistor of pin 14 (I LPF) to reduce the output to a minimum.

2. Adjustmnt of SAP filter

Input 6.2fH (97.55kHz: -14.4dBm) sine wave to pin 39 and monitor pin 42 (SAP BPF). Adjust the variable resistor of pin (I SAP) to reduce the output to a minimum.

#### 3. VCO adjustment

Adjust pin 15 (IVCO) volume so as to obtain an identical value whether Pin 40 (PC INT2) DC value has input pilot (fH=15.734kHz: -24dBm) or not.

Note) At this point, check to see that the ST. LED of pin 2 is ON. If the LED is OFF, turn up the variable resistor until the ST. LED lights up.

- 4. Adjustment of stereo separation
  - Create the stereo mode (by causing the 1 pin (pin 7) to be H and the M2 pin (pin 8) to be L) and input Lch-only signal (30% modulation depth and 300Hz frequency) to pin 30. Then adjust the variable resistor of pin 35 (SUB OUT) to reduce the Rch output to a minimum.
  - Then change only the frequency of the input signal to 3kHz and adjust the variable resistor of pin 22 (VE WGT) to reduce the Rch output to a minimum.
  - Repeat Steps 1 and 2 described above until an optimum separation is achieved. The adjustment frequency is a combination of eitler 300Hz and 3kHz or 400Hz and 2kHz.

#### CXA1124BS/BQ, CXA1534S/Q

#### Mode Matrix No.1

\*FSAP  $\rightarrow$  GND (SAP discrimination Automatic select mode)

Broardcast	LED		Pin				Output		
Mode	ST	SAP	M1	M2	FMONO	* FSAP	LOUT	ROUT	
	OFF	OFF	L	L	—	GND	L+R	L+R	
MONO	-		L	Н	-	-	L+R	L+R	
			н	L	— —		L+R	L+R	
		<b>→</b>	н	н	—	$\downarrow$	MUTE	MUTE	
	OFF	ON	L	L		GND	L+R	SAP	
MONO			L	н	-		SAP	SAP	
+SAP	4		н	L	—		L+R	L+R	
			н	н			MUTE	MUTE	
	ON	OFF	Ľ	L	L	GND	L	R	
	ON		L	L	м		L+R	L+R	
	OFF		L	L	* H		L+R	L+R	
	ON		L	Н	L		L	R	
	ON		L	н	М		L+R	L+R	
STEREO	OFF		L	н	* H		L+R	L+R	
	ON		н	L	L		L	R	
	ON		н	L	M		L+R	L+R	
	OFF		н	L	* H		L+R	L+R	
	ON		н	н	L. M		MUTE	MUTE	
	OFF		н	н	* H	Ļ	MUTE	MUTE	
	ON	ON	L	L	L	GND	L+R	SAP	
	ON		L	L	М		L+R	SAP	
	OFF		L	L	* H		L+R	SAP	
	ON		L	Н	L		SAP	SAP	
	ON		L	н	М		SAP	SAP	
STEREO +SAP	OFF		L	н	* H		SAP	SAP	
TOAL	ON		н	L	L		L	R	
	ON		н	L	м		L+R	L+R	
	OFF		н	L	* H		L+R	L+R	
	ON		н	н	L. M		MUTE	MUTE	
	OFF	Ļ	н	н	* H		MUTE	MUTE	

\* H: Vcc-0.5 to Vcc

## Mode Matrix No.2

\*FSAP  $\rightarrow$  Vcc (SAP discrimination fixing mode)

Broardcast	st LED ST SAP		Pin				Output		
Mode			M1	M2	FMONO	* FSAP	LOUT	ROUT	
	OFF	OFF	L	L	—	Vcc	L+R	MUTE	
MONO			L	Н			MUTE	MUTE	
			н	L			L+R	L+R	
	[_↓	↓ ↓	н	Н		+	MUTE	MUTE	
	OFF	ON	L	L	- 1	Vcc	L+R	SAP	
MONO			L	Н			SAP	SAP	
+SAP			н	L	-		L+R	L+R	
			н	н		Ļ	MUTE	Μυτε	
	ON	OFF	L	L	L	Vcc	L+R	MUTE	
	ON		L	L	М		L+R	MUTE	
	OFF		L	L	* H		L+R	MUTE	
	ON		L	н	L		MUTE	MUTE	
	ON		L	н	М		MUTE	MUTE	
STEREO	OFF		L	Н	* H		MUTE	MUTE	
	ON		н	L	L		L	R	
	ON		н	L	м		L+R	L+R	
	OFF		Н	L	* H		L+R	L+R	
	ON		н	н	L. M		MUTE	MUTE	
	OFF		н	н	* H	Ļ	MUTE	MUTE	
	ON	ON	L	L	L	Vcc	L+R	SAP	
	ON		L	L	M		L+R	SAP	
	OFF		L	L	*H		L+R	SAP	
	ON		L	Н	L		SAP	SAP	
	ON		L	Н	М		SAP	SAP	
STEREO +SAP	OFF		L	Н	* H		SAP	SAP	
	ON		Н	L	L		L	R	
	ON		Н	L	М		L+R	L+R	
	OFF		н	L	* H		L+R	L+R	
	ON		н	Н	L. M		MUTE	MUTE	
	OFF	$\downarrow$	н	Н	* H	$\downarrow$	MUTE	MUTE	

\* H: Vcc-0.5 to Vcc

Mode Matrix No.3 \*SMD, FMONO pin mode condrol function

SMD · FUNCTION							
Broardcast	SAP	P	in	Output			
Mode	LÉD	SMD	FSAP	SOUT			
• MONO		L	Vcc	L+R			
	OFF	н	Vcc	* Ext			
• STEREO		L	GND	L+R			
		н	GND	L+R			
• MONO		L	Vcc	L+R			
+SAP	ON	Н	Vcc	* SAP			
• STEREO		L	GND	L+R			
+SAP		н	GND	* SAP			

\* SAP: When external dbx-TV (Option) is connected \* EXT: Signal input to pin16 (ESAP)

#### MUTE • FUNCTION

Pin	Output
MUTE	LOUT ROUT SOUT
L	Mute OFF
Н	Mute ON

#### **Description of Operation**

The U.S. dbx system has the base band spectrum shown in Fig. 1.



Fig. 1 Base band spectrum



Fig. 2 Whole block diagram (See Fig. 3 for dbx-TV block)



Fig. 3 dbx-TV block

- 15 -

#### 1. L+R (MAIN)

The dbx signal is input from pin 39 (COMP IN) and led to the STEREO LPF which suppresses the SAP and telemetry signals. Then the pilot signal is canceled. In the last stage the L-R and SAP signals are removed by the MAIN LPF and the frequency response made flat by the de-emphasis before the L+R signal is input to the matrix.

#### 2. L-R (SUB)

The L-R signal follows the same route as does the L+R signal before the pilot signal is canceled. The L-R signal has no carrier signal, as it is a suppressed-carrier double-sideband amplitude-modulated (DSB-AM) signal. For this reason, the pilot signal is used to regenerate the carrier signal (quasi-sine wave) to be used for demodulation of the L-R signal. In the last stage the residual high frequency components are removed by the SUB LPF before the L-R signal is input through the NRSW circuit to the dbx-TV block.

#### 3. SAP

The SAP, as shown in Fig. 1, is an FM signal using 5fH as carrier. The SAP signal alone is first extracted, then FM components are detected. Finally, residual high-frequency components are removed by the SAP-LPF, the f characteristics are flattened, and the SAP signal is input through the NRSW circuit to the dbx-TV block. If there is no SAP signal, the output from Pin 6 is muted.

#### 4. Mode discrimination

Stereo mode is identified by detecting the pilot signal amplitude. SAP mode is identified by detecting the 5fH carrier and noise around 20kHz after FM detection.

#### 5. dbx-TV blcok

The SAP and L-R signals respectively input to pin 24 (ST IN) and pin 21 (SAP IN) are fed to the NRSW circuit where either one of them is selected by the mode control and is input to the dbx-TV block.

The input signal to the block is passed through the fixed de-emphasis circuit and is applied to the variable de-emphasis circuit. The output from the circuit is passed through an externally mounted capacitance and applied to the VCA (Voltage Controlled Amplifier). The output from VCA is converted from a current to a voltage by the operational amplifier before it is input to the matrix.

The transfer function of the variable de-emphasis circuit and the gain of the VCA are controlled by the respective RMS detector circuits. Each of the RMS detector circuits passes the input signal through a predetermined filter to properly weight it befor detecting the rms value of the weighted signal to provide a control signal.

- 16 -

#### **Application Circuit 1**



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

#### Precautions in usage of application circuit 1

- 1) Use Vcc at 4.7 to 10V. (recommended value: 9V)
- 2) Adjustment of stereo and SAP filters is executed simultaneously.
- Adjustment is performed through the stereo filter (Pin 14 (ILPF) volume). Here, to obtain the most suitable stereo separation, set the adjustment signal frequency to 22.9kHz.
- 3) dbx-TV connected between Pin6 (SAP OUT) and Pin 16 (E SAP) is an option.

Connect a dbx-TV system LSI (CXA1011 for example). Then SAP or L+R signal can be output from Pin 19 (S OUT).

- 4) Pin1 capacity value determines mute (or Stereo automatic select) speed when SAP carrier is OFF and SAP discriminating stability at a low intensity electric field. Shrinking the capacitance raises MUTE speed to minimize the switching noise. However discriminating stability is adversely affected. Inversely, when the capacitance is increased it improves stability whereas switching noise grows bigger.
- 5) Pin 5 is used for fine adjustment of the free-running frequency of the SAP  $V_{cc}$ . It is used under normal open conditions If the DC offset at Pin 6 (SAP OUT) causes problems, with the SAP carrier either there or not, connect a resistor of about 100k $\Omega$  between Pin 6 and GND.
- 6) Use a nonpolarized capacitor for C5.
- 7) If a noise channel is received at Pin 6 (SAP OUT) noise of several tens of mVp-p will be output (because of soft mute).

### Application Circuit 2 (When SAP is not used)

.



Use a nonpolarized capacitor for C5.

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Group delay (µs)





CXA1124BQ/CXA1534Q

48pin QFP (Plastic) 0.7g

