SONY

# **US Audio Multiplexing Decoder**

#### Description

The CXA2094Q is an IC designed as a decoder for the Zenith TV Multi-channel System and also corresponds with I<sup>2</sup>C BUS. Functions include stereo demodulation, SAP (Separate Audio Program) demodulation, dbx noise reduction. Various kinds of filters are built in while adjustment and mode control are all executed through I<sup>2</sup>C BUS.

#### Features

- Adjustment free of VCO and filter.
- Audio multiplexing decoder and dbx noise reduction decoder are all included in a single chip. Almost any sort of signal processing is possible through this IC.
- All adjustments are possible through I<sup>2</sup>C BUS to allow for automatic adjustment.
- Various built-in filter circuits greatly reduce external parts.
- There are two systems for external inputs.
- There is an additional SAP output.

#### Standard I/O Level

| <ul> <li>Input level</li> </ul> |           |                       |
|---------------------------------|-----------|-----------------------|
| COMPIN (Pin 12)                 | 100mVrm   | าร                    |
|                                 | 245mVrm   | ns (Selected by INSW) |
| AUX1-L/R (Pins 42               | and 41)   | 490mVrms              |
| AUX2-L/R (Pins 45               | and 44)   | 490mVrms              |
| Output level                    |           |                       |
| TVOUT-L/R (Pins 4               | 7 and 46) | 490mVrms              |

# Pin Configuration (Top View)





#### Absolute Maximum Ratings (Ta = 25°C)

|   | •     | ,           |    |
|---|-------|-------------|----|
| <ul> <li>Supply voltage</li> </ul>      | Vcc   | 11          | V  |
| Operating temperature                   | Topr  | -20 to +75  | °C |
| <ul> <li>Storage temperature</li> </ul> | Tstg  | -65 to +150 | °C |
| Allowable power dissipation             | ation |             |    |
|   | PD    | 0.6         | W  |
|   |       |             |    |

### Range of Operating Supply Voltage

9 ± 0.5 V

### Applications

TV, VCR and other decoding systems for US audio multiplexing TV broadcasting

#### Structure

Bipolar silicon monolithic IC

\* A license of the dbx-TV noise reduction system is required for the use of this device.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.



# **Pin Description**

(Ta = 25°C, Vcc = 9V)

| Pin<br>No. | Symbol  | Pin<br>voltage | Equivalent circuit   | Description   |
|------------|---------|----------------|--|---|
| 1          | SCL     |                | Vcc $7.5k$<br>$10.5k \neq \times 4$<br>7.7.7<br>$10.5k \neq \times 4$<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7.7<br>7.7. | Serial clock input pin.<br>Vıн > 3.0V<br>Vı∟ < 1.5V |
| 2          | DGND    |                |  | Digital block GND.                                  |
| 3          | MAININ  | 4.0V           | $\begin{array}{c} Vcc \\ \hline \\ 10k \\ \hline \\ 147 \\ \hline \\ 3 \\ \hline \\ 777 \\ 4V \end{array}$   | Input the (L + R) signal from<br>MAINOUT (Pin 4).   |
| 4          | MAINOUT | 4.0V           | $V_{CC}$<br>4<br>147<br>147<br>$200\mu$<br>777<br>1k<br>777  | (L + R) signal output pin.                          |
| 5          | NC      | _              | (5)  | _   |
| 6          | NC      | —              | 6  | _   |
| 7          | NC      | _              | (7)  | _   |

| Pin<br>No. | Symbol | Pin<br>voltage | Equivalent circuit   | Description  |
|------------|--------|----------------|--|--|
| 8          | PCINT1 | 4.0V           | Vcc<br>147<br>30k<br>777<br>22k<br>777   |  |
| 9          | PCINT2 | 4.0V           | $\begin{array}{c} & & \\$ | Stereo block PLL loop filter integrating pin.  |
| 10         | NC     | _              | 10   | _  |
| 11         | PLINT  | 5.1V           | $20k \ge 20k$ $147$ $147$ $11$ $20k \ge 20k$ $20k \ge 20k$ $20k \ge 20k$ $10k$ $26\mu 777 50\mu 777 777$   | Pilot cancel circuit loop filter<br>integrating pin.<br>(Connect a 1µF capacitor<br>between this pin and GND.) |
| 12         | COMPIN | 4.0V           | $\begin{array}{c c} & & & & & & \\ \hline & & & & & \\ \hline & & & & &$   | Audio multiplexing signal<br>input pin.  |
| 13         | NC     | _              | (13)   | —  |

| Pin<br>No. | Symbol | Pin<br>voltage | Equivalent circuit   | Description  |
|------------|--------|----------------|--|--|
| 14         | VGR    | 1.3V           | 3k 147<br>3k 147<br>3k 147<br>↓<br>11k<br>9.7k<br>9.7k<br>9.7k<br>19.4k Vcc<br>↓<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k<br>11k | Band gap reference output<br>pin.<br>(Connect a 10µF capacitor<br>between this pin and GND.)   |
| 15         | IREF   | 1.3V           | Vcc<br>40k $40k$ $30k$ $30k$ $15k$ $30k20k$ $15k$ $30k20k$ $15k$ $30k20k$ $10k$ $10$   | Set the filter and VCO<br>reference current. The<br>reference current is adjusted<br>with the BUS DATA based<br>on the current which flows to<br>this pin.<br>(Connect a $62k\Omega$ (±1%)<br>resistor between this pin and<br>GND.) |
| 16         | NC     |                | (16)   | _  |
| 17         | GND    |                | (17)   | Analog block GND.  |
| 18         | SAPTC  | 4.5V           | Vcc<br>3k<br>Vcc<br>4k<br>4k<br>777<br>777   | Set the time constant for the SAP carrier detection circuit. (Connect a 4.7µF capacitor between this pin and GND.)   |
| 19         | NC     | _              | (19)   | _  |
| 20         | Vcc    |                | 20   | Supply voltage pin.  |
| 21         | NC     | _              | (21)   | _  |

| Pin<br>No. | Symbol  | Pin<br>voltage | Equivalent circuit   | Description   |
|------------|---------|----------------|--|---|
| 22         | SUBOUT  | 4.0V           | 2k $2k$ $2k$ $4k$ $22$ $2k$ $2k$ $2k$ $2k$ $2k$ $2k$ $2$   | (L-R) signal output pin.  |
| 23         | STIN    | 4.0V           | Vcc<br>₹23k ₹23k<br>11.7k  | Input the (L-R) signal from<br>SUBOUT (Pin 22).   |
| 27         | SAPIN   | 4.0V           | $\begin{array}{c} 147 \\ \hline \\ 23 \\ \hline \\ 18k \\ \hline \\ 777 \\ 4V \\ 20k \\ \end{array}$ | Input the (SAP) signal from SAPOUT (Pin 25).  |
| 24         | NOISETC | 3.0V           | $\begin{array}{c} & & & & \\ & & & & \\ & & & & \\ & & & & $   | Set the time constant for the<br>noise detection circuit.<br>(Connect a 4.7µF capacitor<br>between this pin and GND.) |
| 25         | SAPOUT  | 4.0V           | -6 -   | SAP FM detector output pin.   |

| Pin<br>No. | Symbol | Pin<br>voltage | Equivalent circuit   | Description  |
|------------|--------|----------------|--|--|
| 26         | NC     | _              | (26)   | —  |
| 28         | VE     | 4.0V           | 28<br>7.5k<br>28<br>7.5k<br>7.5k<br>7.5k                   | Variable de-emphasis<br>integrating pin.<br>(Connect a 2700pF capacitor<br>and a 3.3kΩ resistor in series<br>between this pin and GND.)  |
| 29         | NC     | _              | 29   | _  |
| 30         | NC     | _              | 30   | —  |
| 31         | NC     | _              | (31)   | _  |
| 32         | VEWGT  | 4.0V           | 32<br>147<br>580<br>↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓  | Weight the variable<br>de-emphasis control effective<br>value detection circuit.<br>(Connect a $0.047\mu$ F capacitor<br>and a $3k\Omega$ resistor in series<br>between this pin and GND.)   |
| 33         | VETC   | 1.7V           | 4k<br>777<br>777<br>777<br>777<br>777<br>777<br>777<br>777 | Determine the restoration<br>time constant of the variable<br>de-emphasis control effective<br>value detection circuit.<br>(The specified restoration<br>time constant can be obtained<br>by connecting a 3.3µF<br>capacitor between this pin<br>and GND.) |

| Pin<br>No. | Symbol | Pin<br>voltage | Equivalent circuit  | Description  |
|------------|--------|----------------|---|--|
| 34         | VEOUT  | 4.0V           | Vcc<br>5P<br>580 ₹ 1<br>10k<br>10k  | Variable de-emphasis output<br>pin.<br>(Connect a 4.7µF non-polar<br>capacitor between Pins 34<br>and 35.)   |
| 35         | VCAIN  | 4.0V           | Vcc<br>47k ₹ 47k<br>₹20k Vcc<br>35<br>777   | VCA input pin.<br>Input the variable<br>de-emphasis output signal<br>from Pin 34 via a coupling<br>capacitor.  |
| 36         | VCATC  | 1.7V           | Усс   | Determine the restoration<br>time constant of the VCA<br>control effective value<br>detection circuit.<br>(The specified restoration<br>time constant can be<br>obtained by connecting a<br>10µF capacitor between this<br>pin and GND.) |
| 37         | VCAWGT | 4.0V           | 2.9V<br>36k<br>40k \$40k 3p<br>580<br>40k \$40k \$40k \$40k \$40k \$40k \$40k \$40k \$ | Weight the VCA control<br>effective value detection<br>circuit.<br>(Connect a 1 $\mu$ F capacitor<br>and a 3.9k $\Omega$ resistor in series<br>between this pin and GND.)  |

| Pin<br>No. | Symbol  | Pin<br>voltage | Equivalent circuit   | Description  |
|------------|---------|----------------|--|--|
| 38         | SOUT    | 4.0V           | Vcc<br>$\times 4$<br>38<br>$200\mu \ge 1k$<br>777<br>Vcc<br>Vcc<br>Vcc<br>$\downarrow$   | Additional SAP output pin.   |
| 39         | ESAPIN  | 4.0V           | Vcc<br>10k<br>147<br>W<br>39<br>47k<br>4V<br>777   | Input the signal from SOUT (Pin 38).   |
| 41         | AUX1-R  | 4.0V           | Vcc  | Right channel external input<br>1 pin.   |
| 42         | AUX1-L  | 4.0V           | \$10k<br>(41)  | Left channel external input<br>1 pin.  |
| 44         | AUX2-R  | 4.0V           | $\begin{array}{c} & & & & \\ & & & & \\ & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\$ | Right channel external input 2 pin.  |
| 45         | AUX2-L  | 4.0V           | 45)<br>4V  | Left channel external input 2 pin.   |
| 40         | TVOUT-S | 4.0V           | Vcc  | Optional output pin.<br>From this pin monaural or<br>additional SAP is output. |
| 46         | TVOUT-R | 4.0V           | 40<br>40<br>46<br>47<br>40<br>40<br>40<br>40<br>40<br>40<br>40<br>40<br>40<br>40   | TVOUT right channel output pin.  |
| 47         | TVOUT-L | 4.0V           |  | TVOUT left channel output pin.   |
| 43         | NC      | —              | (43)   | -  |

| Pin<br>No. | Symbol | Pin<br>voltage | Equivalent circuit   | Description                                      |
|------------|--------|----------------|--|--|
| 48         | SDA    |                | Vcc $7.5k$<br>7.5k<br>4.5k<br>7.5k<br>4.5k<br>7.5k<br>7.5k<br>7.5k<br>7.7<br>4.5k<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7.7<br>7 | Serial data I/O pin.<br>Viн > 3.0V<br>Vi∟ < 1.5V |

|  | INSW = 0 $INSW = 1$   | INSW = 1   |
|--|-----------------------|------------|
| Main (L + R)<br>(Pre-Emphasis : OFF)             | = 245mVrms = 100mVrms | = 100mVrms |
| SUB (L – R) (dbx-TV : OFF) = 490mVrms = 200mVrms | = 490mVrms            | = 200mVrms |
| Pilot  | = 49mVrms             | = 20mVrms  |
| SAP Carrier                                      | = 147mVrms = 60mVrms  | = 60mVrms  |
| u - 15 734kH≂                                    |                       |            |

fH = 15.734kHz

 $(Ta = 25^{\circ}C, Vcc = 9V)$ 

| Mode Input  |
|---|
| No signal   |
| 12 Mono 1kHz 100% mod.<br>Pre-em. ON                      |
| 12 Mono 5kHz 30% mod.<br>Pre-em. ON                       |
| 12 Mono 12kHz 30% mod.<br>Pre-em. ON                      |
| 12 Mono 1kHz 100% mod.<br>Pre-em. ON                      |
| 12 Mono 1kHz 200% mod.<br>Pre-em. OFF                     |
| 12 Mono 1kHz,<br>Pre-em. ON                               |
| 12 SUB (L-R) 1kHz,<br>100% mod., NR OFF                   |
| 12 SUB (L-R) 12kHz,<br>30% mod., NR OFF                   |
| 12 SUB (L-R) 1kHz,<br>100% mod., NR OFF                   |
| 12 SUB (L-R) 1kHz,<br>200% mod., NR OFF                   |
| 12 SUB (L-R) 1kHz,<br>NR OFF                              |
| SUB (L-R) 1kHz,<br>100% mod., NR ON,<br>SAP Carrier (5fH) |

| Item         Symbol         Mode         Input pin         Input signal           Sub pilot leak         PCsub         ST         12         PLOT (ħ) 0dB           Stereo ON level         THst         ST         12         PLOT (ħ) 0dB           Stereo ON level         THst         ST         12         PLOT (ħ) Level           Stereo ON level         THst         ST         12         SAP 14#2 100% mod.           Stereo ON OFF         HYst         SAP 14#2 100% mod.         SAP 14#2 100% mod.           SAP cutput level         Vsap         SAP 14#2 100% mod.         SAP 14#2 100% mod.           SAP output level         SAP 14#2 100% mod.         SAP 14#2 100% mod.         SAP 14#2 100% mod.           SAP output level         SAP 0.00         THDsap         SAP 14#2 100% mod.         SAP 14#2 100% mod.           SAP Older         THDsap         SAP 14#2 100% mod.         SAP 14#2 100% mod.         SAP 14#2 100% mod.           SAP Older         THDsap         SAP 14#2 100% mod.         SAP 14#2 100% mod.         SAP 14#2 100% mod.           SAP Older         THSap         SAP 14#2 100% mod.         SAP 14#2 100% mod.         SAP 14#2 100% mod.           SAP Older         THSap         SAP 14#2 100% mod.         SAP 14#2 100% mod.         SAP 14#2 100 |
|---|
| Item         Symbol         Mode         Input signal           Sub pilot leak         PCsub         ST         12         PLOT (#) 0dB           Stereo ON level         THst         ST         12         PLOT (#) 0dB           Stereo ON level         THst         SAP         NR OFF         NR OFF           Stereo ON level         THst         SAP         NR OFF         NR OFF           Stereo ON level         Vsap         SAP         NR OFF         NR OFF           SAP cubut level         Vsap         SAP         12         NR OFF         NR OFF           SAP cubut level         Vsap         SAP         12         NR OFF         NR OFF           SAP distortion         THDsap         SAP         12         NR OFF         NR OFF           SAP - ST         CTsap         ST         12         SAP 14Hz 100% mod.           SAP - ST         CTsap         ST         12         NR OFF         NR OFF           SAP ON level         THsap         SAP         12         NR OFF         NR OFF           SAP ON level         THsap         ST         12         NR OVP 1412 00% mod.         NR OVP 1412 00% mod.           SAP ON level         THsap  |
| Item         Symbol         Mode           Sub pliot leak         PCsub         ST           Sub pliot leak         PCsub         ST           Stereo ON level         THst         ST           Stereo ON OFF         HYst         ST           Stereo ON OFF         Nsap         SAP           SAP output level         Vsap         SAP           SAP distortion         THDsap         SAP           SAP ON level         THSap         SAP           SAP ON level         THsap         SAP           SAP ON level         THsap         ST           SAP ON level         THsap         ST           SAP ON level         THsap         ST           SAP ON level         THYsap         ST  |
| Item       Symbol         Sub pilot leak       PC sub         Sub pilot leak       PC sub         Stereo ON level       THst         Stereo ON level       HYst         Stereo ON level       HYst         Stereo ON level       HYst         Stereo ON level       Ysap         Stereo ON/OFF       HYst         SAP output level       Vsap         SAP LPF frequency       FCsap         SAP LPF frequency       FCsap         SAP S/N       SNsap         SAP ONVER hysteresis       HYsap         ST separation 1 L $\rightarrow$ R       ST separation 2 L $\rightarrow$ R         TVOUT output level  |
| Item         Sub pilot leak         Sub pilot leak         Stereo ON level         Stereo ON/OFF         hysteresis         SAP output level         SAP output level         SAP LPF frequency         characteristic         SAP LPF frequency         characteristic         SAP LPF frequency         characteristic         SAP S/N         SAP S/N         SAP S/N         SAP S/N         SAP ON/OFF hysteresis         SAP ON/OFF hysteresis         SAP ON/OFF hysteresis         SAP ON/OFF hysteresis         ST separation 1 L → R         ST separation 2 L → R         ST separation 2 L → R         TVOUT output level         TVOUT output level         TVOUT output level   |
|   |
| No.<br>15<br>17<br>16<br>17<br>16<br>17<br>16<br>17<br>16<br>17<br>16<br>17<br>16<br>17<br>16<br>17<br>16<br>17<br>16<br>17<br>16<br>17<br>16<br>17<br>16<br>17<br>17<br>16<br>17<br>17<br>16<br>17<br>16<br>17<br>17<br>16<br>17<br>17<br>16<br>17<br>17<br>16<br>17<br>17<br>17<br>17<br>17<br>17<br>17<br>17<br>17<br>17<br>17<br>17<br>17   |
|   |

| Unit                      | کس<br>۲   | %                           | дВ                                     | %                                  |
|---------------------------|---|-----------------------------|--|------------------------------------|
| Мах.                      | 25  | 0.5                         | I                                      | 1.0                                |
| Typ.                      | 0   | 0.01                        | 88                                     | 0.1                                |
| Min.                      | -25   | I                           | 75                                     | I                                  |
| Output<br>pin             | 46/47   | 46/47                       | 46/47                                  | 46/47                              |
| Filter                    |   | 15kLPF                      | 15kLPF                                 | 15kLPF                             |
| Measurement<br>conditions | Mute (M1 = 0)/<br>DC difference<br>when there is<br>no signal |                             | 20 log<br>('490mVrms'/<br>'No signal') |                                    |
| Input signal              | No signal   | Sine wave 1kHz,<br>490mVrms | Sine wave 1kHz,<br>490mVrms            | Sine wave 1kHz,<br>2Vrms           |
| Mode Input pin            | I   | 41/42<br>44/45              | 41/42<br>44/45                         | 41/42<br>44/45                     |
| Mode                      | INT<br>EXT  | ЕХТ                         | ЕХТ                                    | ЕХТ                                |
| Symbol                    | OStv  | THDtv                       | SNtv                                   | THDtvmax                           |
| ltem                      | TVOUT DC offset   | TVOUT distortion            | TVOUT S/N                              | TVOUT overload distortion THDtvmax |
| No.                       | 33  | 34                          | 35                                     | 36                                 |



**Electrical Characteristics Measurement Circuit** 

SIGNAL

### Adjustment Method (Input signal level is the case when standard input signal is 245mVrms)

- 1. ATT adjustment
  - 1) TEST BIT is set to "TEST1 = 0" and "TEST-DA = 0".
  - Input a 100Hz, 245mVrms sine wave signal to COMPIN and monitor the TVOUT-L output level. Then, adjust the "ATT" data for ATT adjustment so that the TVOUT-L output goes to the standard value (490mVrms).
  - 3) Adjustment range: ±30%Adjustment bits: 4 bits

### 2. Separation adjustment

- 1) TEST BIT is set to "TEST1 = 0" and "TEST-DA = 0".
- Set the unit to stereo mode and input the left channel only signal (modulation factor 30%, frequency 300Hz NR-ON) to COMPIN. At this time, adjust the "WIDEBAND" adjustment data to reduce TVOUT-R output to the minimum.
- Next, set the frequency only of the input signal to 3kHz and adjust the "SPECTRAL" adjustment data to reduce TVOUT-R output to the minimum.
- 4) The adjustments in 2 and 3 above are performed to optimize the separation.

| 5) "WIDEBAND"     |        | "SPECTRAL"        |        |
|-------------------|--------|-------------------|--------|
| Adjustment range: | ±30%   | Adjustment range: | ±15%   |
| Adjustment bits:  | 6 bits | Adjustment bits:  | 6 bits |

\* Adjust this through Tuner and IF when this IC is mounted on the set.

### **Description of Operation**



The US audio multiplexing system possesses the base band spectrum shown in Fig. 1.



4.7µ



Fig 3. dbx-TV block



Fig. 4. Switch block

### (1) L + R (MAIN)

After the audio multiplexing signal input from COMPIN (Pin 12) passes through MVCA, the SAP signal and telemetry signal are suppressed by STEREO LPF. Next, the pilot signals are canceled. Finally, the L - R signal and SAP signal are removed by MAIN LPF, and frequency characteristics are flattened (de-emphasized) and input to the matrix.

# (2) L - R (SUB)

The L – R signal follows the same course as L + R before the pilot signal is canceled. L – R has no carrier signal, as it is a suppressed-carrier double-sideband amplitude modulated signal (DSB-AM modulated). For this reason, the pilot signal is used to regenerate the carrier signal (quasi-sine wave) to be used for the demodulation of the L – R signal. In the last stage, the residual high frequency components are removed by SUB LPF and the L – R signal is input to the dbx-TV block via the NRSW circuit after passing through SUBVCA.

### (3) SAP

SAP is an FM signal using 5fH as a carrier as shown in the Fig. 1. First, the SAP signal only is extracted using SAP BPF. Then, this is subjected to FM detection. Finally, residual high frequency components are removed and frequency characteristics flattened using SAP LPF, and the SAP signal is input to the dbx-TV block via the NRSW circuit. When there is no SAP signal, the Pin 25 output is soft muted.

(4) Mode discrimination

Stereo discrimination is performed by detecting the pilot signal amplitude. SAP discrimination is performed by detecting the 5fH carrier amplitude. NOISE discrimination is performed by detecting the noise near 25kHz after FM detection of SAP signal.

(5) dbx-TV block

Either the L – R signal or SAP signal input respectively from ST IN (Pin 23) or SAP IN (Pin 27) is selected by the mode control and input to the dbx-TV block.

The input signal then passes through the fixed de-emphasis circuit and is applied to the variable deemphasis circuit. The signal output from the variable de-emphasis circuit passes through an external capacitor and is applied to VCA (voltage control amplifier). Finally, the VCA output is converted from a current to a voltage using an operational amplifier and then input to the matrix. The variable de-emphasis circuit transmittance and VCA gain are respectively controlled by Each of effective value detection circuits. Each of the effective value detection circuits passes the input signal through a predetermined filter for weighting before the effective value of the weighted signal is detected to provide the control signal.

### (6) Matrix, TVSW

The signals (L + R, L – R, SAP) input to "MATRIX" become the outputs for the ST-L, ST-R, MONO and SAP signals according to the mode control and whether there is ST / SAP discrimination. "TVSW" switches the "MATRIX" output signal, external input signal (input to AUX1-L, R (Pins 42 and 41)), external input signal (input to AUX2-L, R (Pins 45 and 44)) and external forced MONO.

### (7) Others

"MVCA" is a VCA which adjusts the input signal level to the standard level of this IC.

"Bias" supplies the reference voltage and reference current to the other blocks. The current flowing to the resistor connecting IREF (Pin 15) with GND become the reference current.

# **Register Specifications**

### Slave address

| SLAVE RECEIVER  | SLAVE TRANSMITTER |
|-----------------|-------------------|
| 84H (1000 0100) | 85H (1000 0101)   |

# **Register table**

| SUB AD   | DRESS      |      |      |         |          |              |      |       |       |
|----------|------------|------|------|---------|----------|--------------|------|-------|-------|
| MSB      | LSB        | BIT7 | BIT6 | BIT5    | BIT4     | BIT3         | BIT2 | BIT1  | BIT0  |
| ****     | 0000       | *    |      | TEST-DA | TEST1    | ATT (4)      |      |       |       |
| ****     | 0001       | *    |      |         |          | SPECTRAL (6) |      |       |       |
| ****     | ****0010 * |      |      |         | WIDEBANI | D (6)        |      |       |       |
| ****     | ****0011 * |      | TVSW | EXT     | NRSW     | FOMO         | SAPC | M1    |       |
| ****0100 |            | ;    | k    | INSW    | SMD      | ATTSW        | FST  | FEXT1 | FEXT2 |

\* : Don't Care

# Status Registers

| STA1              | STA2   | STA3 | STA4  | STA5 | STA6 | STA7 | STA8 |
|-------------------|--------|------|-------|------|------|------|------|
| BIT7              | BIT6   | BIT5 | BIT4  | BIT3 | BIT2 | BIT1 | BIT0 |
| POWER<br>ON RESET | STEREO | SAP  | NOISE | _    |      | _    | _    |

# **Description of Registers**

# **Control registers**

| Register | Number<br>of bits | Classifi-<br>cation* <sup>1</sup> | Standard setting | Contents  |
|----------|-------------------|-----------------------------------|------------------|---|
| ATT      | 4                 | А                                 | 9                | Input level adjustment  |
| SPECTRAL | 6                 | А                                 | 1F               | Adjustment of stereo separation (3kHz)  |
| WIDEBAND | 6                 | А                                 | 1F               | Adjustment of stereo separation (300Hz)   |
| TEST-DA  | 1                 | т                                 | 0                | Turn to DAC test mode and VCO adjustment mode by means of TEST-DA = 1.                      |
| TEST1    | 1                 | т                                 | 0                | Turn to test mode by means of TEST = 1.<br>(Adjustment of FILTER)                           |
| FST      | 1                 | Т                                 | 0                | Turn to forced stereo by means of FST = 1.  |
| NRSW     | 1                 | U                                 | _                | Selection of the output signal (Stereo mode, SAP mode)                                      |
| FOMO     | 1                 | U                                 | _                | Turn to forced MONO by means of FOMO = 1.<br>(Left channel only is MONO during SAP output.) |
| TVSW     | 1                 | U                                 | 0                | Selection of TV mode or external input mode for TVOUT output                                |
| FEXT1    | 1                 | U                                 | 0                | External input 1 forced MONO (1: forced MONO ON)  |
| FEXT2    | 1                 | U                                 | 0                | External input 2 forced MONO (1: forced MONO ON)  |
| EXT      | 1                 | U                                 | 0                | Selection of external input 1 mode or external input 2 mode for TVOUT output. (TVSW = 1)    |
| M1       | 1                 | U                                 | 1                | Selection of TVOUT mute ON/OFF<br>(0: mute ON, 1: mute OFF)                                 |
| SMD      | 1                 | U                                 | 0                | Selection of L + R or additional SAP  |
| ATTSW    | 1                 | S                                 | _                | Turn the input stage MVCA off when ATTSW = 1.   |
| INSW     | 1                 | S                                 | _                | Selection of standard input level   |
| SAPC     | SAPC 1 S —        |                                   | _                | Selection of SAP mode or L + R mode according to the presence of SAP broadcasting           |

\*1 Classification U: User control

A: Adjustment

S: Proper to set

T: Test

# Status registers

| Register | Number of bits | Contents  |           |
|----------|----------------|---|-----------|
| PONRES   | 1              | POWER ON RESET detection;                         | 1: RESET  |
| STEREO   | 1              | Stereo discrimination of the COMPIN input signal; | 1: Stereo |
| SAP      | 1              | SAP discrimination of the COMPIN input signal;    | 1: SAP    |
| NOISE    | 1              | Noise level discrimination of the SAP signal;     | 1: Noise  |

### **Description of Control Registers**

ATT (4): Adjust the signal level input to COMPIN (Pin 12) to the standard input level.
Variable range of the input signal: standard input level –5.0dB to +3.0dB
0 = Level min.
F = Level max.

SPECTRAL (6): Perform high frequency (fs = 3kHz) separation adjustment.

0 = Level max.

3F = Level min.

WIDEBAND (6): Perform low frequency (fs = 300Hz) separation adjustment.

0 = Level min.

3F = Level max.

TEST-DA (1): Set DAC output test mode.

0 = Normal mode
1 = DAC output test mode
In addition, the following output are present at Pin 47.
TVOUT-L (Pin 47): DA control DC level

TEST1 (1): Monitor SAP BPF and NR BPF output.
0 = Normal mode
1 = SAP BPF and NR BPF output
In addition, the following outputs are present at Pins 47 and 46.
TVOUT-L (Pin 47): SAP BPF OUT
TVOUT-R (Pin 46): NR BPF OUT

- FST (1): Select forced STEREO mode 0 = Normal mode
  - 1 = Forced stereo mode
- NRSW (1): Select stereo mode or SAP mode
  - 0 = Stereo mode
  - 1 = SAP mode

| FOMO (1):  | Select forced MONO mode<br>0 = Normal mode<br>1 = Forced MONO mode  |
|------------|---|
| FEXT1 (1): | <ul> <li>Turn external input [1] to forced MONO.</li> <li>0 = Normal mode</li> <li>1 = External input [1] is forced MONO.<br/>Input the same signal to both AUX1-L and AUX1-R.</li> </ul>     |
| FEXT2 (1): | Turn external input [2] to forced MONO<br>0 = Normal mode<br>1 = External input [2] is forced MONO<br>Input the same signal to both AUX2-L and AUX2-R.  |
| TVSW (1):  | <ul> <li>Select TV mode or external input mode for TVOUT output.</li> <li>0 = TV mode</li> <li>1 = External input mode</li> </ul>   |
| EXT (1):   | Select external input [1] mode or external input [2] mode for TVOUT output. (TVSW = 1)<br>0 = External input [1] mode<br>1 = External input [2] mode  |
| M1 (1):    | Mute the TVOUT-L and TVOUT-R output.<br>0 = Mute ON<br>1 = Mute OFF   |
| SMD (1):   | Select L + R or additional SAP signal<br>0 = L + R output is selected<br>1 = additional SAP output is selected  |
| ATTSW (1): | Select BYPASS SW of MVCA<br>0 = Normal mode<br>1 = MVCA is passed   |
| INSW (1):  | Select standard input level of COMPIN (Pin 12)<br>0 = 245mVrms<br>1 = 100mVrms  |
| SAPC (1):  | Select the SAP signal output mode<br>When there is no SAP signal, the conditions for selecting SAP output are selected by SAPC.<br>0 = L + R output is selected<br>1 = SAP output is selected |

# Description of Mode Control

Priority ranking: M1 > TVSW/EXT > (NRSW & FOMO & SAPC)

| Mode control | SAPC = 0   | SAPC = 1  |  |  |  |
|--------------|--|---|--|--|--|
|              | "Select dbx input and TV decoder output"<br>Conditions: FOMO = 0<br>NRSW = 0 (MONO or ST output)   | "Select dbx input and TV decoder output"<br>Conditions: FOMO = 0<br>NRSW = 0 (MONO or ST output)  |  |  |  |
| NRSW         | <ul> <li>During ST input: left channel: L,<br/>right channel: R</li> <li>During other input: left channel: L + R,<br/>right channel: L + R</li> </ul>  | As on the left  |  |  |  |
|              | <ul> <li>NRSW = 1 (SAP output)</li> <li>When there is "SAP" during SAP discrimination <ul> <li>left channel: SAP, right channel: SAP</li> </ul> </li> <li>When there is "No SAP", output is the same as when NRSW = 0.</li> </ul>  | <ul> <li>NRSW = 1 (SAP output)</li> <li>Regardless of the presence of SAP discrimination, dbx input: "SAP" left channel: SAP, right channel: SAP However, when there is no SAP, SAPOUT output is soft muted (-7dB)</li> </ul> |  |  |  |
|              | "Forced MONO"  |   |  |  |  |
| FOMO         | FOMO = 1<br>• During SAP output: left channel: L + R, righ<br>• During ST or MONO output: left channel: L  |   |  |  |  |
| SAPC         | Change the selection conditions for "MONO or ST output" and "SAP output".<br>SAPC = 0: Switch to SAP output when there is SAP discrimination.<br>Do not switch to SAP output when there is no SAP discrimination.<br>SAPC = 1: Switch to SAP output regardless of whether there is SAP discrimination. |   |  |  |  |
| M1           | "MUTE"<br>M1 = 0: TVOUT-L, R, S output is muted.   |   |  |  |  |
| TVSW/EXT     | "TV mode/external input mode selection"<br>TVSW = 0: Set TVOUT-L, R output to TV mode.<br>TVSW = 1: Set TVOUT-L, R output to external input mode.<br>EXT = 0: Set TVOUT-L, R output to external input [1] mode. (TVSW = 1)<br>EXT = 1: Set TVOUT-L, R output to external input [2] mode. (TVSW = 1)    |   |  |  |  |

| Input signal made    | Мс | de detect | ion   | M    | lode contr | ol   | dbx   | Output  |   |
|----------------------|----|-----------|-------|------|------------|------|-------|---|---|
| Input signal mode    | ST | SAP       | NOISE | NRSW | FOMO       | SAPC | input | Lch   | Rch   |
|                      | 0  | 0         | 0     | 0    | *          | 1    | MUTE  | L+R   | L+R   |
|                      | 0  | 0         | 0     | 1    | 0          | 1    | SAP   | SAP   | SAP   |
| MONO <sup>*1</sup>   | 0  | 0         | 0     | 1    | 1          | 1    | SAP   | L+R   | SAP   |
| MONO                 | 0  | *         | 1     | 0    | *          | 1    | MUTE  | L+R   | L+R   |
|                      | 0  | *         | 1     | 1    | 0          | 1    | (SAP) | (SAP)   | (SAP)   |
|                      | 0  | *         | 1     | 1    | 1          | 1    | (SAP) | L+R   | (SAP)   |
|                      | 1  | 0         | *     | 0    | 0          | 1    | L – R | L   | R   |
|                      | 1  | 0         | *     | 0    | 1          | 1    | MUTE  | L+R   | L+R   |
|                      | 1  | 1         | 1     | 0    | 0          | 1    | L – R | L   | R   |
| STEREO <sup>*1</sup> | 1  | 1         | 1     | 0    | 1          | 1    | MUTE  | L + R   | L+R   |
| STEREO               | 1  | 0         | 0     | 1    | 0          | 1    | SAP   | SAP   | SAP   |
|                      | 1  | 0         | 0     | 1    | 1          | 1    | SAP   | L + R   | SAP   |
|                      | 1  | *         | 1     | 1    | 0          | 1    | (SAP) | SAP         SAP           L + R         SAP           (SAP)         (SAP)           L + R         (SAP)           L + R         (SAP) |   |
|                      | 1  | *         | 1     | 1    | 1          | 1    | (SAP) | L + R   | Rch<br>L + R<br>SAP<br>SAP<br>L + R<br>(SAP)<br>(SAP)<br>R<br>L + R<br>R<br>L + R<br>SAP<br>SAP<br>(SAP)<br>(SAP)   |
|                      | 0  | 1         | *     | 0    | 0          | 1    | MUTE  | L + R   | L+R   |
|                      | 0  | 1         | *     | 0    | 1          | 1    | MUTE  | L + R   | L+R   |
| MONO & SAP           | 0  | 1         | 0     | 1    | 0          | 1    | SAP   | SAP   | SAP   |
| MONO & SAF           | 0  | 1         | 0     | 1    | 1          | 1    | SAP   | L + R   | SAP   |
|                      | 0  | 1         | 1     | 1    | 0          | 1    | (SAP) | (SAP)   | (SAP)   |
|                      | 0  | 1         | 1     | 1    | 1          | 1    | (SAP) | L + R   | (SAP)   |
|                      | 1  | 1         | *     | 0    | 0          | 1    | L – R | L   | R   |
|                      | 1  | 1         | *     | 0    | 1          | 1    | MUTE  | L+R   | L+R   |
| STEREO & SAP         | 1  | 1         | 0     | 1    | 0          | 1    | SAP   | SAP   | Rch         R       L + R         SAP         SAP         SAP         L + R         SAP         SAP         L + R         SAP         R         L + R         R         L + R         SAP         R         L + R         SAP         SAP         R         L + R         SAP         SAP |
|                      | 1  | 1         | 0     | 1    | 1          | 1    | SAP   | L+R   | SAP   |
|                      | 1  | 1         | 1     | 1    | 0          | 1    | (SAP) | (SAP)   | (SAP)   |
|                      | 1  | 1         | 1     | 1    | 1          | 1    | (SAP) | L+R   | (SAP)   |

# Note

(SAP) : The SAPOUT output signal is soft muted (approximately –7dB).

The signal is soft muted when NOISE = 1.

- \* : Don't care.
- \*1 SAP or NOISE discrimination may be made during MONO or STEREO input when the noise is inputted in the weak electric field.

Then microcomputer reads "NOISE" status from IC and decides whether SAP is outputted.

"NOISE" status rises earlier than "SAP" status when the amount of noise is increased to COMPIN.

# **Decoder Output and Mode Control Table 2** (SAPC = 0)

| Input signal mode | Mode detection |     |       | Mode control |      |      | dbx   | Output |       |
|-------------------|----------------|-----|-------|--------------|------|------|-------|--------|-------|
| input signal mode | ST             | SAP | NOISE | NRSW         | FOMO | SAPC | input | Lch    | Rch   |
|                   | 0              | 0   | *     | *            | *    | 0    | MUTE  | L + R  | L + R |
|                   | 0              | 1   | 1     | 0            | 0    | 0    | MUTE  | L + R  | L+R   |
| MONO *1           | 0              | 1   | 1     | 0            | 1    | 0    | MUTE  | L + R  | L+R   |
|                   | 0              | 1   | 1     | 1            | 0    | 0    | (SAP) | (SAP)  | (SAP  |
|                   | 0              | 1   | 1     | 1            | 1    | 0    | (SAP) | L + R  | (SAP  |
|                   | 1              | 0   | *     | 0            | 0    | 0    | L – R | L      | R     |
|                   | 1              | 0   | *     | 0            | 1    | 0    | MUTE  | L + R  | L+F   |
|                   | 1              | 0   | *     | 1            | 0    | 0    | L – R | L      | R     |
| STEREO *1         | 1              | 0   | *     | 1            | 1    | 0    | MUTE  | L + R  | L+F   |
| UTERED            | 1              | 1   | 1     | 0            | 0    | 0    | L – R | L      | R     |
|                   | 1              | 1   | 1     | 0            | 1    | 0    | MUTE  | L + R  | L+F   |
|                   | 1              | 1   | 1     | 1            | 0    | 0    | (SAP) | (SAP)  | (SAF  |
|                   | 1              | 1   | 1     | 1            | 1    | 0    | (SAP) | L + R  | (SAF  |
|                   | 0              | 1   | 0     | 0            | 0    | 0    | MUTE  | L + R  | L+F   |
|                   | 0              | 1   | 0     | 0            | 1    | 0    | MUTE  | L + R  | L+F   |
|                   | 0              | 1   | 0     | 1            | 0    | 0    | SAP   | SAP    | SAF   |
| MONO & SAP        | 0              | 1   | 0     | 1            | 1    | 0    | SAP   | L + R  | SAF   |
|                   | 0              | 1   | 1     | 0            | 0    | 0    | MUTE  | L + R  | L+F   |
|                   | 0              | 1   | 1     | 0            | 1    | 0    | MUTE  | L + R  | L+F   |
|                   | 0              | 1   | 1     | 1            | 0    | 0    | (SAP) | (SAP)  | (SAF  |
|                   | 0              | 1   | 1     | 1            | 1    | 0    | (SAP) | L + R  | (SAF  |
|                   | 1              | 1   | 0     | 0            | 0    | 0    | L–R   | L      | R     |
|                   | 1              | 1   | 0     | 0            | 1    | 0    | MUTE  | L+R    | L+F   |
|                   | 1              | 1   | 0     | 1            | 0    | 0    | SAP   | SAP    | SAF   |
| STEREO & SAP      | 1              | 1   | 0     | 1            | 1    | 0    | SAP   | L+R    | SAF   |
|                   | 1              | 1   | 1     | 0            | 0    | 0    | L–R   | L      | R     |
|                   | 1              | 1   | 1     | 0            | 1    | 0    | MUTE  | L + R  | L + F |
|                   | 1              | 1   | 1     | 1            | 0    | 0    | (SAP) | (SAP)  | (SAF  |
|                   | 1              | 1   | 1     | 1            | 1    | 0    | (SAP) | L + R  | (SAF  |

# Note

(SAP) : The SAPOUT output signal is soft muted (approximately –7dB).

The signal is soft muted when NOISE = 1.

- \* : Don't care.
- \*1 SAP or NOISE discrimination may be made during MONO or STEREO input when the noise is inputted in the weak electric field.
  - Then microcomputer reads "NOISE" status from IC and decides whether SAP is outputted.

"NOISE" status rises earlier than "SAP" status when the amount of noise is increased to COMPIN.

### Mode Control Table 3

|   | M1 | TVSW | EXT | FEXT1 | FEXT2 | TVOUT-L | TVOUT-R |
|---|----|------|-----|-------|-------|---------|---------|
| 1 | 0  | _    | _   | _     | _     | MUTE    | MUTE    |
| 2 | 1  | 0    | _   |       | —     | TV (L)  | TV (R)  |
| 3 | 1  | 1    | 0   | 0     | —     | AUX1-L  | AUX1-R  |
| 4 | 1  | 1    | 0   | 1     | —     | AUX1-L  | AUX1-L  |
| 5 | 1  | 1    | 1   |       | 0     | AUX2-L  | AUX2-R  |
| 6 | 1  | 1    | 1   | _     | 1     | AUX2-L  | AUX2-L  |

TV (L) / TV (R) are selected in MATRIX

TV (L): MONO, ST-L, SAP, (SAPBPFout, D/Aout)

TV (R): MONO, ST-R, SAP, (NRBPFout, STVCO freerun (4fH))

# I<sup>2</sup>C BUS block items (SDA, SCL)

| No. | Item  | Symbol   | Min. | Тур.                | Max. | Unit    |  |
|-----|---|----------|------|---------------------|------|---------|--|
| 1   | High level input voltage                                |          | 3.0  | —                   | 5.0  | V       |  |
| 2   | Low level input voltage                                 | Vil      | 0    | — 1.5 V             |      | v       |  |
| 3   | High level input current                                | Іін      | _    | — 10 <sub>110</sub> |      |         |  |
| 4   | Low level input current                                 | lı∟      |      | —                   | 10   | μA<br>) |  |
| 5   | Low level output voltage SDA (Pin 48) during 3mA inflow | Vol      | 0    | _                   | 0.4  | V       |  |
| 6   | Maximum inflow current                                  | Iol      | 3    | —                   |      | mA      |  |
| 7   | Input capacitance                                       | Сі       |      | —                   | 10   | pF      |  |
| 8   | Maximum clock frequency                                 | fscL     | 0    | —                   | 100  | kHz     |  |
| 9   | Minimum waiting time for data change                    | tвuғ     | 4.7  | _                   |      |         |  |
| 10  | Minimum waiting time for start of data transfer         | thd: STA | 4.0  | _                   |      |         |  |
| 11  | Low level clock pulse width                             | t∟ow     | 4.7  | —                   |      |         |  |
| 12  | High level clock pulse width                            | tніgн    | 4.0  | —                   |      | μs      |  |
| 13  | Minimum waiting time for start preparation              | tsu: STA | 4.7  | —                   |      |         |  |
| 14  | Minimum data hold time                                  | thd: DAT | 0    | —                   |      |         |  |
| 15  | Minimum data preparation time                           | tsu: DAT | 250  |                     |      | ns      |  |
| 16  | Rise time   | tR       | —    | _                   | 1    | μs      |  |
| 17  | Fall time   | tF       | —    |                     | 300  | ns      |  |
| 18  | Minimum waiting time for stop preparation               | tsu: STO | 4.7  | _                   |      | μs      |  |

I<sup>2</sup>C BUS load conditions: Pull-up resistor 4kΩ (Connect to +5V)

Load capacity 200pF (Connect to GND)

# I<sup>2</sup>C BUS Control Signal



# I<sup>2</sup>C BUS Signal

There are two I<sup>2</sup>C signals, SDA (Serial DATA) and SCL (Serial CLOCK) signals. SDA is a bidirectional signal.

Accordingly there are 3 values outputs, H, L and HIZ.



• I<sup>2</sup>C transfer begins with Start Condition and ends with Stop Condition.



# • I<sup>2</sup>C data Write (Write from I<sup>2</sup>C controller to the IC)



### • I<sup>2</sup>C data Read (Read from the IC to I<sup>2</sup>C controller)



• Read timing



\* Data Read is performed during SCL rise.



#### Input level vs. Distortion characteristics 1 (MONO)



#### Input level vs. Distortion characteristics 3 (SAP)





Main LPF and Sub LPF frequency characteristics



SAP frequency characteristics and group delay



Additional SAP frequency characteristics



Package Outline Unit: mm



48PIN QFP (PLASTIC)

### PACKAGE STRUCTURE

| SONY CODE  | QFP-48P-L04      |
|------------|------------------|
| EIAJ CODE  | *QFP048-P-1212-B |
| JEDEC CODE |                  |

| PACKAGE MATERIAL | EPOXY RESIN                   |
|------------------|-------------------------------|
| LEAD TREATMENT   | SOLDER / PALLADIUM<br>PLATING |
| LEAD MATERIAL    | COPPER / 42 ALLOY             |
| PACKAGE WEIGHT   | 0.7g                          |

### NOTE : PALLADIUM PLATING This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).