## **CXB1575AQ**

### 155Mbps Clock & Data Recovery with High Sensitivity Limiting Amplifier

#### **Description**

The CXB1575AQ achieves 3R optical-fiber communication receiver functions (Reshaping and Regenerating and Retiming) on a single chip. This IC also equipped with the signal interruption alarm output, which is used to discriminate the existence of data input.

# 40 pin QFP (Plastic)

#### **Features**

- Auto-offset canceler circuit
- · Signal interruption alarm output
- No reference clock required
- Single 3.3V power supply

#### **Applications**

SONET/SDH: 155.52MbpsATM: 155.52Mbps

#### **Absolute Maximum Ratings**


Supply voltage	Vcc - Vee	-0.3 to +5.0	V
Storage temperature	Tstg	-65 to +150	°C
• Input voltage difference:   VD-VDN	Vdif	0 to 2.5	V
TTL input voltage	VinT	-0.5 to 5.5	V
Output current (Continuous)	lo	0 to 50	mΑ
(Surge)		0 to 100	mΑ

#### **Recommended Operating Conditions**

Supply voltage	Vcc - Vee	3.069 to 3.465	V
• Termination voltage (for RCK/RDATA)	Vcc - Vt1	1.8 to 2.2	V
<ul> <li>Termination voltage (for SDE)</li> </ul>	VT2	VEE	V
• Termination resistance (for RCK/RDATA)	R <sub>T1</sub>	46 to 56	Ω
<ul> <li>Termination resistance (for SDE)</li> </ul>	RT2	460 to 560	Ω
Operating temperature	Ta	-40 to +85	°C

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

#### **Block Diagram and Pad Configuration**



#### **Pin Description**

	<u> </u>	Typic	al pin		
Pin No.	Symbol			Equivalent circuit	Description
		DC	AC		
1	VccE1	3.3			Positive supply for RDATA/RDATAN output circuits.
2	RDATAN		1.6 to 2.4	VccE1	Retimed data outputs.
3	RDATA		1.6 to 2.4	VEEE1	realined data edipute.
4	VEEE1	0			Ground for RDATA/RDATAN output circuits.
5, 33	VEEG	0			Ground for digital circuits.
6, 34	VccG	3.3			Positive supply for digital circuits.
7	VEEE2	0			Ground for RCK/RCKN outputs circuits.
8	RCKN		1.6 to 2.4	VccE2	Recovered clock outputs.
9	RCK		1.6 to 2.4	WEEE2	Recovered clock outputs.
10	VccE2	3.3			Positive supply for RCK/RCKN output circuits.
11	NC				No connect
12	CAP3	2		10p (12) (13) VccR	Connect a peak hold capacitor for signal detector.
13	CAP2	2		5μA VEER	Typically 470pF.

Pin No.	Symbol			Equivalent circuit	Description
		DC	AC		
14	VEER3	0			Ground for signal detector.
15	HYS	0.2		Bias Generator VccR	Connect to VeeR3 through an external resistor to determine signal detect hysteresis width ( $\Delta P$ ). When connect to VeeR3 directly; $\Delta P \approx 6 dB$ (Typ.) When connected 8.2k $\Omega$ to VeeR3; $\Delta P \approx 3 dB$ (Typ.)
16	DOWN	3		VccR 16 VEER3	Connect to VccR through an external resistor to decrease signal detect level (SDL). When open, SDL sets to 18mVp-p. (single-ended)
17	VccR	3.3			Positive supply for signal detector.
18	D			VccR	Serial data stream inputs.
19	DN			18 22 22 19 23	ochai data stream inputs.
22	CAP1	2.2			Connect an external capacitor, which determines low cut-off
23	CAP1B	2.2		VEER1 VEER2	frequency for DC feedback loop. Typically 0.22μF.
20	VEER2	0			Ground for post amplifier.
21	VEER1	0			Ground for post amplifier.  Both VeeR1 and VeeR2 must be grounded.
24	VccP	3.3			Positive supply for PLL circuits.

Pin No.	Symbol	l -	al pin ge (V)	Equivalent circuit	Description
		DC	AC		
25	LPFA	3.1		VccP 25 26	Connect an external loop filter capacitor. Typically 0.68µF (155.52Mbps).
26	LPFB	3.1		VEEP2 VEEP1	
27	VEEP2	0			Ground for PLL circuits.
28	NC				No connect
29, 30	VEEP1	0			Ground for PLL circuits.  Both VeeP1 and VeeP2 must be grounded.
31	REXT	0.4		VccP  Bias Generator  VEEP2	Connect to VEEP1 through an external resistor to determine VCO frequency. Typically 1.8kΩ.
32	LKDT		0.2 to 3.1	VccG WEEG	Lock detector (TTL). Driven low, while synchronization is lost.
35	EXCK	1.3		VccG VEEG	External clock input (ECL). For testing only. Normally, left open.

Pin No.	Symbol			Equivalent circuit	Description
		DC	AC		
36	CKSEL	3.3		VccG 36 VEEG	Clock selector (TTL). When low, EXCK is active instead of VCO output. Normally, left open.
37	SQLCH	3.3		VccG 37 VEEG	TTL input. When Low, RCK and RDATA are fixed Low, in case of data loss. When high, RCK outputs VCO free-run frequency, in case of data loss.
38	SDC		0.2 to 3.1	VccG WEEG	Signal detect output (TTL). Driven low, while input serial data is lost.
39	SDE		1.6 to 2.4	VccG	Signal detect outputs (ECL). SDE is driven low, while input
40	SDEN		1.6 to 2.4	39 VEEG	serial data is lost.

#### **Electrical Characteristics**

#### • DC characteristics

 $(Vcc = +3.069 \text{ to } +3.465V, Vee = GND, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply current	Icc	All outputs open		70	100	mA
TTL input High voltage	VIHT		2		3.465	V
TTL input Low voltage	VILT		0		0.8	V
RDATA/RCK output High voltage	Vон1*1	51Ω to Vcc – 2V	Vcc - 1.1		Vcc - 0.83	V
RDATA/RCK output Low voltage	Vol1*1	51Ω to Vcc – 2V	Vcc - 1.88		Vcc - 1.55	V
SDE output High voltage	Vон2*1	510Ω to VEE	Vcc - 1.1		Vcc - 0.83	V
SDE output Low voltage	Vol2*1	510Ω to VEE	Vcc – 1.88		Vcc – 1.55	٧
TTL output High voltage	Vонт	Iон = −0.2mA	2.4			V
TTL output Low voltage	Volt	IoL = 2.1mA			0.5	V
Maximum input voltage amplitude	Vmax		1600			mV
D/DB input resistance	Rin		2250	3000	3750	Ω

<sup>\*1</sup> Ta =  $0^{\circ}$ C to +85°C

#### AC characteristics

 $(Vcc = +3.069 \text{ to } +3.465 \text{V}, Vee = GND, Ta = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$ 


Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Post amplifier gain	GL		50			dB
Signal detect hysteresis width	ΔΡ	HYS = VEER3, Rd = $22$ kΩ	3		8	dB
Signal detect response assert time*1	Tas		0		100	μs
Signal detect response deassert time*1	Tdas		2.3		100	μs
Jitter generation*2	RJ	with 12kHz high pass filter		0.008		Ulrms
PLL band width*2	Fc			90	130	kHz
Jitter peaking*2				0.06	0.1	dB
		f = 10Hz	1.5	16		
		f = 30Hz	1.5	16		
Jitter tolerance*2, *3		f = 300Hz	1.5	16		Ulp-p
		f = 6.5kHz	1.5	4		
		f = 65kHz	0.15	0.5		
PLL capture range*2		DRSEL = High	155.40	155.52	155.60	Mbps
PLL pull in time*2	Тр	DRSEL = High		42		ms
RCK, RDATA output rise time	Tr	51Ω to Vcc – 2V, 20% to 80%		600	1000	ps
RCK, RDATA output fall time	Tf	51Ω to Vcc – 2V, 20% to 80%		600	1000	ps

<sup>\*1</sup> D = 155.52Mbps, PN23-1 pattern, 100mVp-p single-ended, Rd = OPEN, CAP2/3 = 470pF


<sup>\*2</sup> D = 155.52Mbps, PN23-1 pattern, 20mVp-p single-ended, Cp = 0.68μF

<sup>\*3</sup> Bit Error Rate Threshold: 1E - 10


#### **DC Electrical Characteristics Measurement Circuit**




#### **AC Electrical Characteristics Measurement Circuit**



#### **Application Circuit**





Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

#### **Notes on Operation**

#### 1. Limiting amplifier block

The limiting amplifier block is equipped with the auto-offset canceler circuit. When external capacitors C1 and C2 are connected as shown in Fig. 1, the DC bias is set automatically in this block. External capacitor C1 and IC internal resistor R1 determine the low input cut-off frequency f2 as shown in Fig. 2. Similarly, external capacitor C2 and IC internal resistor R2 determine the high cut-off frequency f1 for DC bias feedback. Since peaking characteristics may occur in the low frequency area of the amplifier gain characteristics depending on the f1/f2 combination, set the C1 and C2 so as to avoid the occurrence of peaking characteristics. The target values of R1 and R2 and the typical values of C1 and C2 are as indicated below. When a single-ended input is used, provide AC grounding by connecting Pin 19 to a capacitor which has the same capacitance as capacitor C1.






Fig. 1




Fig. 2

#### 2. Alarm block

This block provides a signal interruption alarm output used for open fibre control (OFC).

Signal detect threshold level and hysteresis width are both user adjustable.


Signal detect threshold default level is 18mVp-p (single-ended).


An external resister Rd between DOWN and VccR decrease it.

Typical characteristics of Rd vs. threshold level is shown in fig. 7, 8.

Hysteresis width can be also decreased by an external resister Rh. Typical characteristics of Rh vs.  $\Delta P$  is shown in fig. 9.

Timing chart of signal detect function is shown in fig. 5. SD response assert/deassert time are decided by peak hold capacitor CR and Cs. Their typical value is 470pF for 155Mbps operation.





Input electrical signal amplitude

Fig. 3 Fig. 4




Fig. 5. Timing Chart

#### 3. Clock and Data recovery block

Clock recovery is reallized by fully integrated phase locked loop (PLL), which needs no external reference clock. PLL accepts scrambled NRZ data with 50% mark density. Two external components Re and Cp are required. Their recommended values are shown in fig. 6.




Fig. 6

Re is a resistor which decides VCO center frequency. To reduce the temperature dependence of the VCO oscillation frequency, Re should have a small temperature coefficient. In addition, Re should place as near as IC terminal to obtain good jitter performance.

Cp is a loop filter capacitance. Since loop damping factor  $\xi$  is function of  $\sqrt{\text{Cp}}$ , Cp is also important to have a small temperature coefficient. Damping factor  $\xi$  is given as


$$20,000 \times \sqrt{Cp}$$
 (@p = 1/2) \*3

Recommended Cp value gives a  $\xi$  of 10, and jitter peaking of under 0.1dB is specified.

#### 4. Others


Pay attention to handling this IC because its electrostatic discharge strength is weak.

<sup>\*3</sup> p: data transition density




 $\begin{array}{l} \text{Vcc} = 3.3 \text{V}, \, \text{Ta} = 27^{\circ}\text{C} \\ \text{D} = 155.52 \text{Mbps}, \, \text{PRBS23-1} \\ 20 \text{mVp-p}, \, \text{single-ended} \\ \text{Rh} = 0 \Omega \end{array}$ 

Fig. 7. Rd vs. SD assert/deassert level (Rh =  $0\Omega$ )



 $\label{eq:Vcc} \begin{array}{l} \text{Vcc} = 3.3\text{V}, \text{Ta} = 27^{\circ}\text{C} \\ \text{D} = 155.52\text{Mbps}, \text{PRBS23-1} \\ 20\text{mVp-p}, \text{single-ended} \\ \text{Rh} = 8.2\text{k}\Omega \end{array}$ 

Fig. 8. Rd vs. SD assert/deassert level (Rh =  $8.2k\Omega$ )



Vcc = 3.3V, Ta =  $27^{\circ}$ C D = 155.52Mbps, PRBS23-1 20mVp-p, single-ended Rd =  $\infty\Omega$ 

Fig. 9. Rh vs. SD assert/deassert level (Rd = ∞)

#### **Example of Representative Characteristics**




Fig. 10. RCK/RDATA output waveform




Fig. 11. Jitter transfer function

20mVp-p, single-ended





Fig. 12. Jitter tolerance

#### Package Outline Unit: mm



SONY CODE	QFP-40P-L01
EIAJ CODE	QFP040-P-0707
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER / PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.2g