

CXD2064Q

Digital Comb Filter (PAL/NTSC)

Description

The CXD2064Q is an adaptive intra-field comb filter compatible with NTSC, PAL, M-PAL and N-PAL systems, and can provide high-precision Y/C separation with a single chip.

Features

- Adaptive intra-field Y/C separation
- Vertical enhancer
- Horizontal aperture correction
- 8-bit A/D converter (1-channel)
- 8-bit D/A converter (2-channel)
- 4x PLL
- Sync tip clamp
- Four 1H delay lines

Applications

Y/C separation for color TVs and VCRs

Structure

Silicon gate CMOS IC



Absolute Maximum Ratings (Ta=25 °C, Vss=0 V)

 Supply voltage 	DVdd	Vss-0.5 to +7.0	V
	DAVD	Vss-0.5 to +7.0	V
	ADVD	Vss-0.5 to +7.0	V
	PLVD	Vss-0.5 to +7.0	V
	CLVD	Vss-0.5 to +7.0	V
 Input voltage 	Vı	Vss-0.5 to Vdd +0.5	V
 Output voltage 	Vo	Vss-0.5 to Vdd +0.5	V
Storage tempera	ature		
	Tstg	-55 to +150	°C

Recommended Operating Conditions

 Supply voltage 	DVdd	5.0 ± 0.25	V
	DAVD	5.0 ± 0.25	V
	ADVD	5.0 ± 0.25	V
	PLVD	5.0 ± 0.25	V
	CLVD	5.0 ± 0.25	V
 Analog input 	ADIN	1.8	Vp-p
 Operating temp 	erature		
	Topr	-20 to +70	°C

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Pin Configuration



Block Diagram



—2—

Pin Description

Pin						
No.	Symbol	I/O	Description			
			nternal clamp circuit current output.			
1	CLPO	0	Connect to ADIN when using the internal clamp.			
			Leave this pin open when not in use.			
2	ADIN	I	Comb filter analog input (A/D converter input).			
3	RB	0	A/D converter reference voltage (bottom) : approximately 0.5 V (typ.)			
4	ADVS	—	A/D converter analog ground.			
5	ADVD	—	A/D converter analog power supply. (5.0 V)			
6	RT	0	A/D converter reference voltage (top) : approximately 2.6 V (typ.)			
			Analog chroma signal output.			
7	ACO	0	Output can be obtained by connecting a resistor between this pin and the analog			
			ground.			
8	DAVD	_	D/A converter analog power supply. (5.0 V)			
			Analog luminance signal output.			
9	AYO	0	Output can be obtained by connecting a resistor between this pin and the analog			
			ground.			
10	DAVS	—	D/A converter analog ground.			
11	VG	0	D/A converter related pin. Connect a capacitor of approximately 0.1 μ F between			
			this pin and the analog power supply (DAVD).			
12	VRF		Sets the full-scale value of the Y and C-channel D/A converter output signal.			
13	IRF	0	Connect a resistor of "16R" (16 times the output resistor "R" of the D/A converter).			
14	VB	0	D/A converter related pin.			
4.5	TEOT		Connect to the analog ground (DAVS) via a capacitor of approximately 0.1 μ F.			
15	TEST		Test pin. Normally fix to "Low".			
16			Digital power supply. (5.0 V)			
18	DVss		Digital ground. Y/C separation mode setting. MOD2 MOD1			
17	MOD2	I				
			L L Adaptive processing mode H L BPF separation mode			
19	MOD1	I	H L BPF separation mode H H Through mode			
20	VEH3					
20	VEH2		Vertical enhancement setting.			
22	VEH1	1	Can be set in 8 stages from VEH3 VEH2 VEH1 : LLL (off) to HHH (max.)			
23	PNR		PAL/M-PAL/N-PAL : H, NTSC : L			
24	DTR		Normally fix to "Low".			
25	NTPL2	1	NTSC/PAL/M-PAL/N-PAL mode setting. NTPL2 NTPL1			
26	NTPL1	1	L L NTSC L H PAL H L M-PAL H H N-PAL			
27	DVdd		Digital power supply. (5.0 V)			
28	TEST	1	Test pin. Normally fix to "Low".			
29	DVss	_	Digital ground.			
30	APCN	1	Horizontal aperture correction circuit setting. Low : Off, High : On.			
	-					

Pin No.	Symbol	I/O	Description
31	TRAP		Trap filter setting. Low : Off, High : On.
32	TEST	-	Test pin. Normally open or fix to "Low".
33	TEST	Ι	Test pin. Normally open or fix to "Low".
34	DVdd		Digital power supply. (5.0 V)
35	TEST	Ι	Test pin. Normally open or fix to "Low".
36	DVss		Digital ground.
37	FIN	Ι	Clock input. Input the burst-locked fsc (2fsc) when using the internal PLL. Input the burst-locked 4fsc when not using the internal PLL.
38	CKSL	I	PLL control.Low : The internal PLL is not used. The clock (4fsc) which is input to FIN is supplied internally.High : The internal PLL is used. VCO oscillation output 4fsc clock is supplied internally.
39	PLSL	Ι	Selects the clock input to FIN. Low : fsc, High : 2fsc. When inputting 4fsc to FIN (when not using the internal PLL), this pin may be set to either "Low" or "High".
40	MCKO	0	Clock (4fsc) output.
41	ADCK	Ι	Clock input for A/D converter. Normally connect to MCKO.
42	CPO	0	PLL phase comparator output. Leave open when not using the PLL.
43	PLVS		PLL analog ground.
44	VCV	-	VCO control voltage input. Connect to PLVS when not using the PLL.
45	PLVD		PLL analog power supply. (5.0 V)
46	CLVD	_	Clamp D/A converter analog power supply. (5.0 V)
47	CLPEN	Ι	Clamp circuit enable pin. Low : Clamp on, High : Clamp off.
48	CLVS	_	Clamp D/A converter analog ground.

—4—

Electrical Characteristics

DC Characteristics

Item	Symbol	Measurement conditions	Min.	Тур.	Max.	Unit	Applicable pins
DVDD DAVI Supply voltage ADVI		_	4.75	5.0	5.25	V	*1
	PLVD CLVD						
Operating temperature	Topr	_	-20		+70	°C	
Input/output voltage	Vı, Vo	—	Vss		Vdd	V	*2
Input voltage	Viн	CMOS level input	0.7 Vdd		0.01/	V	*3
	VIL	-			0.3 Vdd		
Input rise/fall time	tr, tf	_	0		500	ns	*1
	Vон	Іон=–2 mA	VDD-0.8				*4
Output voltage	VOH	Іон=–3 mA	VDD-0.8			v	*5
Output voltage	Vol	lo∟=4 mA			0.4	V	*4
	VOL	lo∟=1.5 mA			0.4		*5
Logical Vth	LVth			Vdd/2		V	
	Viн		0.7 Vdd			v	
Input voltage	Vi∟				0.3 Vdd		- *6
Clock input amplitude	Vin	fmax=50 MHz sine wave	0.5			Vp-p	*0
Feedback resistance value	Rfb	VIN=VSS or VDD	250 k	1 M	2.5 M	Ω	_
	Iı∟, Iıн	VIN=Vss or VDD	-10		10		*7
Input leak current	Ін	Vih=Vdd	40	100	240	μA	*8
Clock amplifier output delay		_	3.0	9.0	18.0	ns	*9

- *1 All pins
- *2 All pins other than *6
- *3 All input pins other than *6
- *4 All output pins other than *5
- *5 CPO (Pin 42)
- *6 FIN (Pin 37)
- *7 All pins other than *8
- *8 Pins 32, 33 and 35
- *9 MCKO (Pin 40)

I/O Pin Capacitance

(Ta=25 °C, f=1 MHz, VIN=VOUT=0 V)

Item	Symbol	Min.	Тур.	Max.	Unit
Input pin capacitance	CIN	—	_	9	рF
Output pin capacitance	Соит			11	μr

Internal 8-bit A/D Converter Characteristics

(VDD=5 V, Ta=25 °C, f=10 MHz)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Resolution	n		_	8	_	bit
Max. conversion speed	fmax		18	_	_	MSPS
Analog input bandwidth	BW	–3 dB	_	18	_	MHz
Calthian	VRB		0.48	0.52	0.56	V
Self bias	VRT—VRB		1.96	2.08	2.22	V
Output data delay	tpd		_	_	45	ns
Differential linearity error	ED		-1.0	_	+1.0	LSB
Integral linearity error	EL		-2.0		+2.0	LSB

Internal 8-bit D/A Converter Characteristics

(VDD=5 V, VRF=2 V, RIRF=3.3 kΩ, R=200 Ω, Ta=25 °C, f=10 MHz)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Resolution	n			8	_	bit
Max. conversion speed	fmax		18	_	_	MSPS
Differential linearity error	Ed		-0.8	_	+0.8	LSB
Integral linearity error	EL		-2.0	_	+2.0	LSB
Output full-scale voltage	Vfs		1.805	1.90	1.995	V
Output full-scale current	IFS			9.5	15	mA
Output offset voltage	Vos			_	1.0	mV
Glitch energy	Ge	R=75 Ω, 1 Vp-p output	_	30		pV-s

Internal Clamp

(VDD=5 V, Ta=25 °C, f=10 MHz)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Clamp level *1	CLV			0.67		V

*1 Sync tip clamp

Description of Functions

• Y/C separation mode

The Y/C separation mode can be switched by the following pin settings.

Mode name	MOD2 (Pin 17)	MOD1 (Pin 19)
Adaptive processing mode	L	L
BPF separation mode	Н	L
Through mode	Н	Н

Adaptive processing mode :

Y/C separation is performed by detecting the correlation between three lines and switching between comb filter and BPF processing.

BPF separation mode :

Y/C separation is performed only by BPF processing.

Through mode :

The composite video signal input from ADIN (Pin 2) is A/D converted and then D/A converted without modification. D/A outputs are AYO (Pin 9) and ACO (Pin 7).

• Horizontal aperture correction circuit

This circuit corrects the frequency response degradation caused by the aperture effects accompanying D/A conversion. This circuit is valid in the adaptive processing and BPF separation modes noted above.

• Trap filter circuit

A trap filter is applied to remove the frequency components near fsc in the luminance signal after Y/C separation.

This reduces the fsc frequency component gain by approximately 2.5 dB.

This circuit is valid in the adaptive processing and BPF separation modes noted above.

• Using the internal PLL (clock selection method)

	FIN (Pin 37)	CKSL (Pin 38)	PLSL (Pin 39)
PLL used	fsc input	Н	L
PLL used	2 fsc input	Н	Н
PLL not used	4 fsc input	L	L/H

• Vertical enhancement circuit

This circuit generates an enhanced component in accordance with the vertical aperture component (luminance difference from the preceding and following lines) of the luminance signal. The vertical aperture of the picture can be enhanced naturally by adding this enhanced component to the luminance signal after Y/C separation.

The enhancement level can be set in eight steps. The size of |a| in the figure below varies according to the pin settings. Accordingly, enhanced level can be changed for portions of natural pictures with small luminance differences where the effects are particularly easy to see.

Portions with large luminance differences are cut with a limiter so that they are not excessively enhanced. Also, portions with extremely large luminance differences such as white and black lines are not enhanced because they need be enhanced any more.



Enhancement	F			
level	VEH3	VEH2	VEH1	a
level	(Pin 20)	(Pin 21)	(Pin 22)	
OFF	L	L	L	_
1	L	L	Н	Large
2	L	Н	L	↑
3	L	Н	Н	
4	Н	L	L	
5	Н	L	Н	
6	Н	Н	L	\downarrow
Max	Н	Н	Н	Small

Application Circuit for D/A Converter Block



• Method of selecting the output resistor

The CXD2064Q has a built-in current output type D/A converter. To obtain the output voltages, connect resistors to the AYO and ACO pins.

The specs are as follows : output full-scale voltage VFs=0.5 to 2.0 [V], output full-scale current IFs=0 to 15 [mA].

Calculate the output resistance value using the relationship VFs=IFs \times R. In addition, connect a resistor of 16 times the output resistor to the reference current pin (IRF). In case this results in a unpractical value, use a resistance value as close to the calculated value as possible.

Note that, at this time, $V_{FS}=V_{RF} \times 16R/R'$ (V_{RF} : Pin voltage of V_{RF}). Here, R is the resistor connected to AYO/ACO, and R' is the resistor connected to IRF.

Power consumption can be reduced by using higher resistance values, but the glitch energy and data settling time increase contrastingly. Set the optimum values according to the system applications.

• Vdd, Vss

Separate the analog and digital systems around the device to reduce the effects of noise. DAVD is bypassed to DAVS as close to each other as possible through a ceramic capacitor of approximately $0.1 \,\mu\text{F}$.

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

External Connection Diagram



Digital power Supply (5V)

____ : Digital ground

Notes on Operation

- Make the wiring for the signal input to ADIN (Pin 2) as short as possible. Also, drive the input signal to ADIN at low impedance.
- Make the analog and digital power supply and GND lines as wide and short as possible to ensure low impedance.
- Bypass the analog and digital power supply pins to GND with a ceramic capacitor of about 0.1 µF connected as close to the pin as possible.
- Input a clock that is locked to the burst signal of the input video signal.
- Separate the wiring to the clock input pin FIN (Pin 37) from the external analog circuits, analog power supplies and analog GND.

Application Circuit 1



Application Circuit 2



Application Circuit 3



Package Outline Unit : mm



48PIN QFP (PLASTIC)

PACKAGE STRUCTURE

SONY CODE	QFP-48P-L04
EIAJ CODE	QFP048-P-1212
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER / PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.7g