

# **CXD2304**R

## 8-bit 20MSPS RGB 3-Channel D/A Converter

### Description

The CXD2304R is an 8-bit high-speed D/A converter for video band use. It has an input/output equivalent to 3 channels of R, G and B. It is suitable for use of digital TV, graphic display, and others.

### Features

- Resolution 8-bit
- Maximum conversion speed 20MSPS
- RGB 3-channel input/output
- Differential linearity error +0.5LSB
- Low power consumption 50mW (330Ω load at 1.2Vp-p output)
- Single 3.3V power supply
- Low glitch noise

### **Recommended Operating Conditions**

<ul> <li>Supply voltage</li> </ul>	oltage AVDD,		3.0 to 3.6	V
	DVdd,	DVss	3.0 to 3.6	V
Reference input vo	oltage	Vref	1.2	V
<ul> <li>Clock pulse width</li> </ul>		Tpw₁	25 (Min.)	ns
		Tpw <sub>0</sub>	25 (Min.)	ns
<ul> <li>Operating temperature</li> </ul>		Topr	–20 to + 75	°C

### **Block Diagram**



### Structure

Sillicon gate CMOS IC

### Absolute Maximum Ratings (Ta = 25°C)

<ul> <li>Supply voltage</li> </ul>	Vdd	7	V
<ul> <li>Input voltage</li> </ul>	Vin	Vdd to Vss	V
<ul> <li>Output current</li> </ul>	Ιουτ	0 to 15	mΑ
(Every each channel)			
<ul> <li>Storage temperature</li> </ul>	Tstg	–55 to +150	°C



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

### **Pin Configuration**



### Pin Description and I/O Pins Equivalent Circuit

Pin No.	Symbol	Equivalent circuit	Description
1 to 8	R0 to R7		
9 to 16	G0 to G7		Digital input
17 to 24	B0 to B7	DVss	
25	BLK	25 DVDD (25) DVss	Blanking pin. No signal at "H" (Output 0V). Output condition at "L".
32	VB	DVDD DVDD d d d d d d d d d d d d d	Connect a capacitor of about 0.1µF.

Pin No.	Symbol	Equivalent circuit	Description
27	RCK		
28	GCK		Clock pin.
29	ВСК	DVss	
30, 31	DVss		Digital GND.
33	AVss		Analog GND.
26	CE	26 DVbb Q26 DVss	Chip enable pin. No signal (Output 0V) at "H" and minimizes power consumption.
35	Iref		Connect a resistance 16 times "16R" that of output resistance value "R".
34	Vref	AVDD AVSS 34 W	Set full scale output value.
42	VG	AVss d AVss d AVss d AVss	Connect a capacitor of about 0.1µF.

Pin No.	Symbol	Equivalent circuit	Description
43 to 46	AVDD		Analog VDD.
37	RO		
39	GO		Current output pin. Voltage output can be obtained by connecting a resistance.
41	во		
36	RO		
38	GO		Inverted current output pin. Normally dropped to analog GND.
40	BO	AVss	
47, 48	DVdd		Digital Vod.

#### $(\mathsf{fclk}=20MHz,\,\mathsf{Vdd}=3.3\mathsf{V},\,\mathsf{Rout}=330\Omega,\,\mathsf{Vref}=1.2\mathsf{V},\,\mathsf{Rirf}=5.1k\Omega,\,\mathsf{Ta}=25^\circ\mathsf{C})$ **Electrical Characteristics**

lten	1	Symbol	Test conditions	Min.	Тур.	Max.	Unit
Resolution		n			8		bit
Maximum conve	ersion speed	fмах		20			MSPS
Linearity error		Eι		-2.5		2.5	LSB
Differential line	earity error	Ed		-0.5		0.5	LSB
Full scale outp	out voltage	Vfs		1.12	1.24	1.36	V
Full scale outp	out ratio *1	Fsr		0	1.5	3	%
Full scale outp	out current	IFS			3.8		mA
Offset output v	voltage	Vos				1	mV
Power supply	current	Idd	14.3MHz, at COLOR BAR DATA input		15		mA
Digital input	H level	Ін				5	μA
current	V level	lı∟		-5			μA
Set up time	•	ts		7			ns
Hold time		tн		3			ns
Propagation delay time		<b>t</b> PD			20		ns
Glitch energy		GE			150		pV-s
Crosstalk		СТ	1MHz Sin WAVE OUTPUT		53		dB
*1 Full scale output ratio = $\left  \frac{\text{Full-scale voltage of channel}}{\text{Average of the full-scale voltage of the channels}} -1 \right  \times 100 (\%)$							

### Description of Operation Timing Chart



### I/O Chart (When full scale output voltage at 1.2V)

Input code	Output voltage
MSB LSB	
1 1 1 1 1 1 1 1	1.2V
:	
10000000	0.6V
00000000	0V
0000000	





Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

### Maximum conversion velocity test circuit



Crosstalk test circuit (Fig. 1)



### DC characteristics test circuit



### Propagation delay time test circuit



SNR test circuit (Fig. 2)



SNR: Difference between primary component and secondary distortion

### **Example of Representative Characteristics**







Fig. 5. Output resistance vs. Glitch energy





# Reference measurement condition and description

- AVDD = 3.3V
- DVDD = 3.3V
- VREF = 1.2V
- Rirf =  $5.1k\Omega$
- Ta = 25°C
- Fig. 1, 2 Refer to the measurement circuit.
- Fig. 3 is input data = all 1
- Fig. 4 is input data = output of incrimental counter, Current consumption is total of 3ch.

### Notes on Operation

• How to select the output resistance

The CXD2304R is a D/A converter of the current output type. To obtain the output voltage connect the resistance to IO pin (R0, G0, B0). For specifications we have;

Output full scale voltage VFS = 1.2 [V]

Output full scale current IFS = 3.8 [mA]

Calculate the output resistance value from the relation of  $V_{FS} = I_{FS} \times R$ . Also, 16 times resistance of the output resistance is connected to reference current pin IREF. In some cases, however, this turns out to be a value that does not actually exist. In such a case a value close to it can be used as a substitute. Here please note that VFs becomes VFs = VREF × 16R/R'. R is the resistance connected to IO while R' is connected to IREF. Increasing the resistance value can curb power consumption. On the other hand glitch energy and data setting time will inversely increase. Set the most suitable value scording to the desired application.

### • Phase relation between data and clock

To obtain the expected performance as a D/A converter, it is necessary to set properly the phase relation between data and clock applied from the exterior. Be sure to satisfy the provisions of the set up time (ts) and hold time (th) as stipulated in the Electrical Characteristics.

• Vdd, Vss

To reduce noise effects separate analog and digital systems in the device periphery. For V<sub>DD</sub> pins, both digital and analog, bypass respective GNDs by using a ceramic capacitor of about  $0.1\mu$ F, as close as possible to the pin.

Package Outline Unit

Unit : mm

48PIN LQFP (PLASTIC)



-	
SONY CODE	LQFP-48P-L01
EIAJ CODE	LQFP048-P-0707
JEDEC CODE	

	-
PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER/PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.2g