

# **CXD2457R**

## Timing Generator for Progressive Scan CCD Image Sensor

#### Description

The CXD2457R is an IC developed to generate the timing pulses required by Progressive Scan CCD image sensors as well as signal processing circuits.

#### Features

- Electronic shutter function
- Supports non-interlaced operation
- Base oscillation frequency 30.0MHz
- Horizontal drive frequency switchable between 15/10/5MHz
- Switchable between FINE (Progressive Scan) mode or DRAFT (high-frame rate readout) mode
- Vertical driver

## Applications

Progressive Scan CCD cameras

#### Structure

Silicon gate CMOS IC

#### Applicable CCD Image Sensor

ICX204AK



#### **Absolute Maximum Ratings**

<ul> <li>Supply voltage</li> </ul>	Vdda,	, Vddb, Vddc, Vddd	
		Vss – 0.5 to Vss + 7.0	V
<ul> <li>Supply voltage</li> </ul>	Vss	VL – 0.5 to VL + 10.0	V
<ul> <li>Supply voltage</li> </ul>	VH	VL – 0.5 to VL + 26.0	V
<ul> <li>Supply voltage</li> </ul>	VM	VL – 0.5 to VL + 26.0	V
<ul> <li>Input voltage</li> </ul>	Vı	$Vss-0.5$ to $V\mbox{\scriptsize DD}$ + 0.5	V
<ul> <li>Output voltage</li> </ul>	Vo	$Vss-0.5$ to $V\mbox{\scriptsize DD}$ + 0.5	V
<ul> <li>Operating temperating</li> </ul>	ature		
	Topr	-20 to +75	°C
<ul> <li>Storage temperate</li> </ul>	ure		
	Tstg	-55 to +150	°C

#### **Recommended Operating Conditions**

<ul> <li>Supply voltage 1</li> </ul>	Vdda,	Vddb, Vddc	
		3.0 to 3.6	V
<ul> <li>Supply voltage 2</li> </ul>	Vddd	3.0 to 3.6	V
<ul> <li>Supply voltage 3</li> </ul>	VH	14.25 to 15.75	V
<ul> <li>Supply voltage 4</li> </ul>	VL	-9.0 to -5.0	V
<ul> <li>Supply voltage 5</li> </ul>	VM	0	V
<ul> <li>Operating temperating</li> </ul>	ature		
	Topr	-20 to +75	°C

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

## **Block Diagram**



XSGA and XSGB are readout pulses that use V2A and V2B, respectively, as the VH value.

## Pin Configuration (Top View)



The enclosed pins use separate power supplies.

## **Pin Description**

Pin No.	Symbol	I/O	Description
1	СКО	0	Oscillator output. (30.0MHz)
2	Vss0		GND
3	СКІ	I	Oscillator input. (30.0MHz)
4	OSCO	0	Inverter output for oscillation. (30.0MHz)
5	OSCI	I	Inverter input for oscillation. (30.0MHz)
6	Vdd0		Power supply.
7	TEST1	I	Test. With pull-down resistor. Fix to low.
8	AVD0	_	Power supply.
9	RG	0	Reset gate pulse output.
10	Vss1	_	GND
11	Vss2	_	GND
12	H1	0	Clock output for horizontal CCD drive.
13	H2	0	Clock output for horizontal CCD drive.
14	AVD1	_	Power supply.
15	XCPDM	0	Clamp pulse.
16	AVD2		Power supply.
17	XSHP	0	Sample-and-hold pulse.
18	XSHD	0	Sample-and-hold pulse.
19	XRS	0	Sample-and-hold pulse.
20	Vss3	_	GND
21	PBLK	0	Blanking cleaning pulse.
22	XCPOB	0	Clamp pulse.
23	ADCLK	0	Clock output for AD conversion.
24	RST	I	Reset (Low: Reset, High: Normal operation). Always input one reset pulse during power-on.
25	МСК	0	Clock output for digital circuit.
26	Vdd1		Power supply.
27	2MCK	0	Clock output for digital circuit.
28	TEST2	I	Test. Fix to high.
29	SEN	I	PS = High: Drive frequency setting input. PS = Low: Serial setting strobe input.
30	SSK	I	PS = High: Readout method setting input. PS = Low: Serial setting clock input.
31	SSI	I	PS = High: Shutter speed setting input. PS = Low: Serial setting data input.
32	ID	0	Line identification signal output write enable pulse output or XSUB output.
33	EXP	0	Pulse output indicating exposure is underway or checksum result output.

Pin No.	Symbol	I/O	Description
34	HRO	0	Horizontal sync signal (HR) output or XSGB output.
35	FRO	0	Vertical sync signal (FR) output or XSGA output.
36	Vss4	—	GND
37	HRI	I	Horizontal sync signal (HR) input.
38	FRI	I	Vertical sync signal (FR) input.
39	VM		GND (vertical clock driver GND).
40	V1	0	Clock output for vertical CCD drive.
41	V3	0	Clock output for vertical CCD drive.
42	V2A	0	Clock output for vertical CCD drive.
43	VH	_	15V power supply (vertical clock driver power supply).
44	V2B	0	Clock output for vertical CCD drive.
45	SUB	0	CCD electric charge sweep pulse output.
46	VL	_	-7.5V power supply (vertical clock driver power supply).
47	DSGAT	I	Output stop (Same operation control as SLP when low).
48	PS	I	Parallel/serial switching for mode setting input method. (High: Parallel, Low: Serial) With pull-down resistor.

## **Electrical Characteristics**

#### **DC Characteristics**

## (Within the recommended operating conditions)

Item	Pins	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage 1	Vdd0, Vdd1,	Vdda		3.0	3.3	3.6	V
Supply voltage 2	AVD0	Vddb		3.0	3.3	3.6	V
Supply voltage 3	AVD1	Vddc		3.0	3.3	3.6	V
Supply voltage 4	AVD2	Vddd		3.0	3.3	3.6	V
Supply voltage 5	VH	VH		14.5	15.5	15.5	V
Supply voltage 6	VM	VM			0.0	_	V
Supply voltage 7	VL	VL		-9.0		-5.0	V
Input voltage 1		VIH1		0.7Vdda			V
Input voltage 1	CKI	VIL1				0.3Vdda	V
Input voltage 2	TESTA DO	Vih2		0.7Vddb			V
input voltage z	TEST1, PS	VIL2				0.3Vdda	V
Input voltage 3	RST, TEST2, SEN, SSK, SSI,	Vt + 1		0.8Vdda			V
input voltage 3	HRI, FRI, DSGAT	Vt – 1				0.2Vdda	V
Output voltage 1	CKO, MCK,	Voh1	Feed current where $I_{OH} = -10.0 \text{mA}$	Vdda - 0.8			V
	2MCK	Vol1	Pull-in current where IoL = 7.2mA			0.4	V
Output voltage 2	RG	Vон2	Feed current where $I_{OH} = -3.3 \text{mA}$	Vddb - 0.8			V
Output Voltage 2		Vol2	Pull-in current where IoL = 2.4mA			0.4	V
Output voltage 3	H1, H2	Vонз	Feed current where $I_{OH} = -22.0 \text{mA}$	Vddc - 0.8			V
Output voltage 3	111, 112	Vol3	Pull-in current where IoL = 14.4mA			0.4	V
Output voltage 4	XCPDM, XSHP, XSHD, XRS,	Vон4	Feed current where $I_{OH} = -3.3 \text{mA}$	Vdd - 0.8			V
Output Voltage 4	PBLK, XCPOB	Vol4	Pull-in current where IoL = 2.4mA			0.4	V
Output voltage 5	ID, EXP, HRO,	Vон5	Feed current where $I_{OH} = -2.4 \text{mA}$	Vdda - 0.8			V
Output Voltage 0	FRO	Vol5	Pull-in current where IoL = 4.8mA			0.4	V
Output voltage 6	SUB	Vон6	Feed current where $I_{OH} = -4.0 \text{mA}$	VH – 0.25			V
output voltage o		Vol6	Pull-in current where IoL = 5.4mA			VL + 0.25	V
Output voltage 7	V1, V3	Vом7	Feed current where $I_{OH} = -5.0 \text{mA}$	VM – 0.25			V
Calpar tonago /	,	Vol7	Pull-in current where IoL = 10.0mA			VL + 0.25	V
		Vом101	Feed current where $I_{OH} = -7.2 \text{mA}$	VH – 0.25			V
Output voltage 8	V2A, V2B	V0M102	Pull-in current where IoL = 5.0mA			VM + 0.25	V
Calpar tonago 0		Vol8	Feed current where $I_{OH} = -5.0 \text{mA}$	VM – 0.25			V
		Vol8	Pull-in current where IoL = 10.0mA			VL + 0.25	V

## Inverter I/O Characteristics for Oscillation

(Within the recommended operating conditions)

Item	Pins	Symbol	Conditions	Min.	Тур.	Max.	Unit
Logical Vth	OSCI	LVth			Vdda/2		V
	0801	Vін		0.7Vddd			V
Input voltage	OSCI	Vi∟				0.3Vdda	V
	OSCO	Vон	Feed current where IoH = -6.0mA	Vdda/2			V
Output voltage	0300	Vol	Pull-in current where lo∟ = 6.0mA			Vdda/2	V
Feedback resistor	OSCI, OSCO	RFB	VIN = VDDd or Vss	500k	2M	5M	Ω
Oscillator frequency	OSCI, OSCO	f		20		50	MHz

**Base Oscillation Clock Input Characteristics** 

(Within the recommended operating conditions)

Item	Pins	Symbol	Conditions	Min.	Тур.	Max.	Unit
Logical Vth		LVth			Vdda/2		V
		Vін		0.7Vdda			V
Input voltage	CKI	VIL				0.3Vdda	V
Input amplification		Vin	fmax 50MHz sine wave	0.3			Vp-p

\*1 Input voltage is the input voltage characteristics for direct input from an external source. Input amplification is the input amplification characteristics for input through capacitor.

#### **Switching Characteristics**

(VH = 15.0V, VM = GND, VL = -8.5V)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
	TTLM	VL to VM		350	550	ns
Rise time	ТТМН	VM to VH		450	700	ns
	TTLH	VL to VH		50	80	ns
	TTML	VM to VL		250	400	ns
Fall time	TTHM	VH to VM		300	450	ns
	TTHL	VH to VL		50	80	ns
	VCLH				1.0	V
Output noise	VCLL				1.0	V
voltage	VCMH				1.0	V
	VCML				1.0	V

\*1 The MOS structure of this IC has a low tolerance for static electricity, so full care should be given for measures to prevent electrostatic discharge.

\*2 For noise and latch-up countermeasures, be sure to connect a bypass capacitor (0.1µF or more) between each power supply pin (VH, VL) and GND.

#### **Switching Waveforms**



#### **Measurement Circuit**



## **AC Characteristics**

#### 1) AC characteristics between the serial interface clocks



(Within the recommended operating conditions)

Symbol	Definition	Min.	Тур.	Max.	Unit
ts1	SSI setup time, activated by the rising edge of SSK	20			ns
th1	SSI hold time, activated by the rising edge of SSK	20			ns
ts2	SSK setup time, activated by the rising edge of SEN	20			ns
th2	SSK hold time, activated by the rising edge of SEN	20			ns
ts3	SEN setup time, activated by the rising edge of SSK	20			ns
fk	SSK frequency			7.5	MHz

#### 2) Serial interface clock internal loading characteristics



to 300ns after the fall of HRI just after XSGA pulse generation

## 3) Output timing characteristics using DSGAT and RST



H1 and H2 load capacitance = 180pF

EXP, XCPDM, PBLK, XSHP, XSHD, XRS and RG load capacitance = 10pF

(Within the recommended operating conditions)

Symbol	Definition	Min.	Тур.	Max.	Unit
tpRST	Time until the above outputs reach the specified value after the fall of DSGAT and RST			75	ns
twRST	RST and DSGAT pulse width	10			ns

#### 4) FRI and HRI loading characteristics



MCK load capacitance = 10pF

(Within the recommended operating conditions)

Symbol	Definition	Min.	Тур.	Max.	Unit	
tsSYNC	FRI and HRI setup time, activated by the rising edge of MCK	5			ns	
thSYNC	FRI and HRI hold time, activated by the rising edge of MCK	5			ns	

## 5) Output variation characteristics of ID, WEN, EXP, FRO and HRO



EXP, ID and WEN load capacitance = 10pF

(Within the recommended operating conditions)

Symbol	Definition	Min.	Тур.	Max.	Unit
tpdEXP	Time until the WEN, ID and EXP outputs change after the fall of MCK	0.5		8.5	ns
tpdSYNCO	Time until the FRO and HRO outputs change after the fall of MCK	1.0		11.5	ns

## **Description of Operation**

## 1. Progressive Scan CCD drive pulse generation

- Combining this IC with a crystal oscillator generates a fundamental frequency of 30.0MHz.
- CCD drive pulse generation is synchronized with HRI and FRI.
- The CCD drive method can be changed to various modes by inputting serial data or parallel data to the CXD2457R.
- The various drive methods possessed by the CXD2457R are shown in the Timing Charts A-1 to 4 (V rate) and B-1 to 6 (H rate).

#### 2. Serial data input method

• All CXD2457R operations can be controlled via the serial interface. The serial data format is as follows.



#### Serial data format

Data	Symbol	Function		When reset
D00 to D07	СНІР	Chip switching	See D00 to D07 CHIP.	All 0
D08 to D10	CTGRY	Category switching	See D08 to D10 CTGRY.	All 0
D11 to D31	DATA	Control data for each category The meaning of this CTGRY control data differs according to the category set by D08 to D10.	See D11 to D31 DATA.	All 0
D32 to D39	Checksum bits	Checksum bits	See D32 to D39 CHKSUM.	All 0

#### Serial data

## 3. Serial data and description of functions

	Detailed description											
D00 to		The serial interface data is loaded to the CXD2457R when D00 and D07 are 1. However, this assumes that D32 to D39 CHKSUM is satisfied.										
D07	D07	D06	D05	D04	D03	D02	D01	D00	Function			
CHIP	1	0	0	0	0	0	0	1	Loading to the CXD2457R			
	This C	This CTGRY data indicates the functions that the serial interface data controls.										
	D10	D09	D08						Function			
D08	0	0	0	Mode	e contr	ol data	l					
to D10	0	1	0	Elect	ronic s	hutter	contro	l data				
CTGRY	0	1	1	High	-speed	d phase	e adjus	stment	data (Set all of D11 to D31 to 0.)			
	1	0	0	Syste	em sett	ting da	ta					
	Input o	Input of values other than those listed above is prohibited.										

## CTGRY: Mode control data

	Detailed description
	0: Power saving drive mode 1: High-speed drive mode
D11 FHIGH	When FHIGH = 0, the clock input to CKI is immediately frequency divided by 1/3 and loaded internally. Mode switching timing (5 clocks after the fall of HRI just before XSG is generated) MCK $MCK$
	logically the same phase with respect to MCK.
	0: DRAFT mode 1: FINE mode
D12 FINE	In FINE mode, image data is taken by the normal Progressive Scan method. In DRAFT mode, image data is taken by pulse elimination readout. This enables a frame rate three times that during FINE mode. The mode is switched at the fall of HRI just before XSGA. Note that the FRO output is also switched accordingly. (DRAFT mode: 264H, FINE mode: 792H)
	0: Normal operation 1: Readout prohibited mode
D13 NSG	In readout prohibited mode, a readout pulse is not added to V2A and V2B (V2A or V2B takes a VH value). (V1, V2 and V3 are not modulated.) The mode is normally switched at the fall of HRI just before the position where the readout pulse is added.



	Detailed description													
	Operation control settings													
	The operating mode control bits are loaded to the CXD2457R at the rise timing of the SEN input, and control is applied immediately.													
	D1	8 D17	V Symbol Control mode											
	0	0	CA	MN	Normal operation mode									
	0	1	SL	P SI	Sleep mode (mode for the status where CCD drive is not required)									
	1	X	ST	N St	andby n	node								
	Pin s	tatus duri	ng ope	ration c	ontrol									
	Pin No.	Symbol	CAM	SLP	STN	RST*	Pin No.	Symbol	CAM	SLP	STN	RST*		
	1	СКО	ACT	ACT	ACT	ACT	25	MCK	ACT	ACT	ACT	ACT		
	2	Vss0		_			26	Vdd1			_	_		
	3	СКІ	ACT	ACT	ACT	ACT	27	2MCK	ACT	ACT	ACT	ACT		
	4	OSCO	ACT	ACT	ACT	ACT	28	TEST2		_	_	_		
	5	OSCI	ACT	ACT	ACT	ACT	29	SEN	ACT	ACT	_	_		
	6	Vdd0		_		_	30	SSK	ACT	ACT	_	—		
	7	TEST1		_		_	31	SSI	ACT	ACT	_	—		
D17	8	AVD0		_		_	32	ID	ACT	L	L	L		
to D18	9	RG	ACT	L	L	L	33	EXP	ACT	L	L	L		
STB	10	Vss1					34	HRO	ACT	ACT	L	L		
015	11	Vss2	—	_	_	—	35	FRO	ACT	ACT	L	L		
	12	H1	ACT	L	L	L	36	Vss4	—			_		
	13	H2	ACT	L	L	L	37	HRI	ACT	ACT		_		
	14	AVD1	—			—	38	FRI	ACT	ACT		_		
	15	XCPDM	ACT	L	L	L	39	VM	—	—	_	—		
	16	AVD2				_	40	V1	ACT	VM	VM	VM		
	17	XSHP	ACT	L	L	L	41	V3	ACT	VM	VM	VM		
	18	XSHD	ACT	L	L	L	42	V2A	ACT	VH	VH	VH		
	19	XRS	ACT	L	L	L	43	VH						
	20	Vss3	—			—	44	V2B	ACT	VH	VH	VH		
	21	PBLK	ACT	L	L	L	45	SUB	ACT	VH	VH	VH		
	22	ХСРОВ	ACT	L	L	L	46	VL	—			—		
	23	ADCLK	ACT	L	L	L	47	DSGAT	ACT	ACT	L	L		
	24	RST	ACT	ACT	ACT	ACT	48	PS	ACT	ACT	ACT	ACT		
	<ul> <li>* See "6. RST pulse" for a detailed description of RST.</li> <li>Note) ACT indicates circuit operation, and L indicates "low" output level in the controlled status. For sleep mode or standby mode, stop supplying VH and VL power supplies with CCD image sensor.</li> </ul>													

	Detailed description							
D19 EXPXEN	<ul> <li>0: The EXP pulse indicating the exposure period is generated.</li> <li>1: The EXP pulse indicating the exposure period is not generated, and is constantly fixed to low.</li> <li>This bit is invalid when STATUS = 1.</li> <li>Note that the STB setting has priority.</li> <li>The data is reflected at the rise of XSGA.</li> </ul>							
D20 3MCK	<ul><li>0: 2MCK clock system</li><li>1: 3MCK clock system</li><li>This bit switches how MCK is comprised from the clock selected by FHIGH. Note that the waveform is unstable for 5 clocks before and after switching.</li></ul>							
D21 to D23	Invalid data							
D24 to D28 VSHUT	Low-speed electronic shutter setting.         The value set here is the number of FR during which readout operation is not performed even if there is input. The setting range is from 0 to 31. When set to 0, readout operation is performed at the first VR.         When FS = 1, this bit is invalid.         MSB       LSB         Function							
	D28 D27 D26 D25 D24 Number of FR during which readout operation is not performed							
D29 to D31	Invalid data							

## CXD2457R clock system

When using a 30MHz crystal

	FHIGH	3MCK	FINE	MCK frequency	2MCK pin output	Frame rate
Mode1	1	0	1	15MHz	30MHz	15Frame/s
Mode2	1	1	0	10MHz	15MHz	30Frame/s
Mode3	0	0	0	5MHz	10MHz	15Frame/s
Mode4	1	0	0	15MHz	30MHz	45Frame/s
Mode5	1	1	1	10MHz	15MHz	10Frame/s

Note) Combinations of FHIGH, 3MCK and FINE other than those listed above are prohibited.

## CTGRY: Electronic shutter control data

	Detailed description											
D11 to	High-speed electronic shutter setting. The value set here is the number of SUB pulses from FR to the next FR.											
D20	MSB LSB Function											
HSHUT	D20 D19 D18 D17 D16 D15 D14 D13 D12 D11 Number of SUB pulses setting											
D21 to D31	Input 0.											

High-speed and low-speed electronic shutter can be used together. Therefore, the exposure time is as follows:

FR cycle × VSHUT + (fv – HSHUT) × HR cycle + 745/MCK frequency [Hz] = Exposure time [s] (fv: Number of HR in 1FR)

## CTGRY: System setting data

	Detailed description						
D11 SGXEN	<ul> <li>0: Internal SSG (Sync Signal Generator) functions operate to generate FRO and HRO.</li> <li>1: Internal SSG functions are stopped, and the FRO and HRO pulses are fixed to low.</li> <li>Note that the STB setting has priority. When the sync signal is input from external CXD2457R, use it at SGXEN = 1.</li> </ul>						
D12 EXSG	0: Normal operation 1: XSGA and XSGB are output from the FRO and HRO pins. Note that the amplitude of the output pulses are Vss to Voda.						
	These bits select th	ne puls	e out	put from the ID pin.			
				D	14		
D13				0	1		
to		<b>D</b> 40	0	ID pulse output	WEN pulse output		
D14 IDSEL		D13	1	XSUB pulse output	ID pulse output		
_		XSUB:	Inve	rted SUB pulse outpu	t at the amplitude of	Vss to Vdda	
D15 VTXEN	1: VT is not added During readout, on	to V2A ly the r	, V2E nodu	to V2A, V2B and V3 3 and V3. lation necessary for r ty over mode control	eadout is performed.		
D16 CHKSUM	set in the CHKS	UM reg	gister.			er, dummy data must be esults are NG.	
D17 STATUS	0	l if the t at the	checł rise	sum results are OK,		are NG. This pulse has priority	
D18 to D20	Input 0.						
D21 to D26 FVFS	MSB D26 D25 D24	D23	D22	sweep period (unit: H LSB 2 D21 prmed 22 times every			

	Detailed description
D27 XVCK	0: Normal operation 1: V1, V2 and V3 are inverted and output as XV1, XV2 and XV3. The amplitude is from VL to VM.
D28 to D31	Invalid data

## CHKSUM

		Detailed description									
	These ar	re the chec	ksum b	oits.							
D32 to D39	+) [ Serial da Data is n	ot reflected en CHKSU	to the	regist	D19 D27 D35 all regi	isters c hecksu	only wh um is N	ien check IG.	<ul> <li>→ CHKSUM</li> <li>⇒ checksum results are OK.</li> <li>⇒ so of the data is reflected to the</li> </ul>		

## 4. Shutter speed setting specifications when PS = H

When PS = H, the CXD2457R can be controlled without inputting serial data by using the SEN, SSK and SSI pins.

Pin			Wh	en L		When H		
SEN	FHIGH (horizontal CCD drive frequency)	Serial regi	isters FHI	GH an	d 3MCK = 0.	Serial registers FHIGH = 1 and $3MCK = 0$ .		
SSK	FINE (readout method)	Serial regi CXD2457		egister FINE = 1 and t 57R operates in FINE				
SSI	HSHUT, VSHUT (exposure time)		SEN	f SUB L H		SSk ber numbe	K H 777 727 745 596 er: When SSI = H (1/2 er: When SSI = L (1/60	·

Other registers hold the value input when PS = L, and assume the status indicated by STB when the RST pulse is input.

## 5. Reflective position of each data

Each serial data is reflected at the timing shown in the table below. The reflection position is the same when PS = H. When using the low-speed electronic shutter, the data is not reflected at FR where XSGA is not generated (a readout pulse is not added to V2A).

Data	Reflection position
Mode control data (STB)	SEN rise
Mode control data (EXPXEN)	XSGA pulse rise
Mode control data (other than STB and EXPXEN)	HRI*1 fall just before XSGA pulse generation
Electronic shutter control data	HRI*2 fall just after XSGA pulse generation
High-speed phase adjustment data	HRI*1 fall just before XSGA pulse generation
System setting data (SGXEN)	SEN rise
System setting data (other than SGXEN)	HRI*1 fall just before XSGA pulse generation

## Table 5-1. Serial data reflection timing

\*1 For FS mode, 7HRI later from FRI fall

\*2 For FS mode, 8HRI later from FRI fall

#### 6. RST pulse

Setting Pin 30 to low resets the system. The serial data values after reset are as shown in the "Serial data" table.

Also, some internal circuits stop operating when RST = L. For a description of the pin status when RST = L, see the "Pin status during operation control" table given in the detailed description of STB under "3. Serial data and description of functions".

## 7. DSGAT

DSGAT is ON when low and the CXD2457R is set to sleep mode as with SLP of STB.

Note that control is applied when either or both of DSGAT and SLP are ON. Also, when STN is ON, the CXD2457R is set to standby mode regardless of the DSGAT status.

## 8. EXP pulse

The EXP pulse indicates the exposure period. The details are shown on the following pages.

#### (1) HSHUT $\geq$ MAX



## (2)HSHUT $\geq$ MAX (with low-speed erectronic shutter)



#### (3) $1 \leq \text{HSHUT} < \text{MAX}$



Numbers in parentheses are for FS mode.



#### (4) $1 \leq \text{HSHUT} < \text{MAX}$ (with low-speed erectronic shutter)

#### (5) HSHUT = 0



#### (6) HSHUT = 0 (with low-speed erecyronic shutter)



Numbers in parentheses are for FS mode.



- 24 -



(Charts B-5/6)     (Charts B-1/2)       (Charts B-5/6)     (Charts B-1/2)       The number of sweeps is specified by the serial data.		The number of XSUB pulses is specified by the serial data.			FS mode
					SG is normally ger
The number of sweeps is fixed (792).					DRAFT mode The mode is switched at the point where XSG is normally generated.
FRI KI	V2A V2B	V3 SUB	PBLK XCPOB XCPDM	WEN	Mode

Chart A-3. FS Mode (Vertical synchronization)

Chart A-4. FINE Mode (Vertical synchronization) Low-speed electronic shutter



o
ati
iz
ē
ç
syn
Ś.
Ita
õ
<b>riz</b>
Ĕ.
e
В
Σ
FINE
Ē
4
<u>ъ</u>
art
ပ်



– 28 –



- 29 -







Chart B-4. Readout Timing (DRAFT mode)

– 31 –



~
5
÷
ğ
<u>N</u>
0
7
5
ž
lsyn
S
F
ų,
Ē
S.
. <u>.</u>
ō
Ť
J
σ
end
Φ
Ð
ž
5
σ
S
<u>o</u>
tinuc
⊒.
Ę
5
ŭ
v
ΰ
ŏ
ō
2
>
*
٣
ŏ
Š
_
S
FS M
ö
Ψ
ш
hart B-6. F
ar
Ĕ
ບ



## Logical Phase



#### **Application Circuit**



For making FR and HR outside the CXD2457R, configure a circuit that counts MCK. (Using 2MCK, CKO, etc. is not recommended.) Also, set system setting data, SGXEN (D11) to "1" and stop a built-in SSG. Use crystal oscillator (fundamental wave) as base oscillation. Be sure to input duty 50% pulse when crystal oscillator is used.

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

## **Notes on Turning Power ON**

To avoid setting VSUB pin of the CCD image sensor negative potential, the former two power supplies should be raised by the following order among three power supplies, -7.5V, +15.0V and +3.3V.



**Package Outline** Unit: mm

48PIN LQFP (PLASTIC)



NOTE: Dimension "\*" does not include mold protrusion.

#### PACKAGE STRUCTURE

SONY CODE	LQFP-48P-L01
EIAJ CODE	P-LQFP48-7x7-0.5
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN	
LEAD TREATMENT	SOLDER PLATING	
LEAD MATERIAL	42/COPPER ALLOY	
PACKAGE MASS	0.2g	

Т

0.127

(8.0)

 $0.5 \pm 0.2$ 

0.1

S

#### Package Outline

Unit: mm

Amkor Product

48PIN LQFP (PLASTIC)



		PACKAGE MATERIAL	EPOXY RESIN
SONY CODE	LQFP-48P-L281	LEAD TREATMENT	SOLDER PLATING
EIAJ CODE	P-LQFP48-7X7-0.5	LEAD MATERIAL	COPPER ALLOY
JEDEC CODE		PACKAGE MASS	0.2g

#### 48PIN LQFP (PLASTIC)



SONY CODE	LQFP-48P-L282
EIAJ CODE	P-LQFP48-7X7-0.5
JEDEC CODE	

		OOLDER TEATING
5	LEAD MATERIAL	COPPER ALLOY
	PACKAGE MASS	0.2g

#### LEAD SPECIFICATIONS

ITEM	SPEC.
LEAD MATERIAL	COPPER ALLOY
LEAD TREATMENT	Sn-Bi 2.5%
LEAD TREATMENT THICKNESS	5-18µm