## SONY® CXK77Q36B80AGB / CXK77Q18B80AGB 28/33/37/4

8Mb LW R-R HSTL High Speed Synchronous SRAMs (256K x 36 or 512K x 18)

#### Preliminary

#### Description

The CXK77Q36B80AGB (organized as 262,144 words by 36 bits) and the CXK77Q18B80AGB (organized as 524,288 words by 18 bits) are high speed CMOS synchronous static RAMs with common I/O pins. These synchronous SRAMs integrate input registers, high speed RAM, output registers, and a one-deep write buffer onto a single monolithic IC. Register - Register (R-R) read operations and Late Write (LW) write operations are supported, providing a high-performance user interface.

Two distinct R-R modes of operation are supported, selectable via the M2 mode pin. When M2 is "high", these devices function as conventional R-R SRAMs, and pin 4P functions as a conventional SA address input. When M2 is "low", these devices function as Late Select (LS) R-R SRAMs, and pin 4P functions as a Late Select SAS address input.

When Late Select R-R mode is selected, the SRAM is divided into two banks internally. During write operations, SAS is registered in the same cycle as the other address and control signals, and is used to select to which bank input data is ultimately written (through one stage of write pipelining). During read operations, SAS is registered one full clock cycle after the other address and control signals, and is used to select from which bank output data is read.

All address and control input signals except  $\overline{G}$  (Output Enable) and ZZ (Sleep Mode) are registered on the rising edge of K (Input Clock).

During read operations, output data is driven valid from the rising edge of K, one full clock cycle after all address and control input signals (except SAS) are registered.

During write operations, input data is registered on the rising edge of K, one full clock cycle after all address and control input signals (including SAS) are registered.

The output drivers are series terminated, and the output impedance is programmable through an external impedance matching resistor RQ. By connecting RQ between ZQ and  $V_{SS}$ , the output impedance of all DQ pins can be precisely controlled.

Sleep (power down) mode control is provided through the asynchronous ZZ input. 350 MHz operation is obtained from a single 2.5V or 3.3V power supply. JTAG boundary scan interface is provided using a subset of IEEE standard 1149.1 protocol.

#### Features

4 Speed Bins	Cycle Time / Access Time
-28	2.8ns / 1.6ns
-33	3.3ns / 1.6ns
-37 (-37A)	3.7ns / 1.8ns (1.6ns)
-4 (-4A)	4.0ns / 2.0ns (1.8ns)

- Single 2.5V or 3.3V power supply (V<sub>DD</sub>):  $2.5V \pm 5\%$  or  $3.3V \pm 5\%$
- Dedicated output supply voltage (V<sub>DDO</sub>): 1.5V or 1.8V typical
- HSTL-compatible I/O interface with dedicated input reference voltage ( $V_{REF}$ ): $V_{DDO}$ /2 typical
- Register Register (R-R) read operations
- Late Write (LW) write operations
- Conventional or Late Select (LS) mode of operation, selectable via dedicated mode pin (M2)
- Full read/write coherency
- Byte Write capability
- Two cycle deselect
- Differential input clocks  $(K/\overline{K})$
- Asynchronous output enable  $(\overline{G})$
- Programmable impedance output drivers
- Sleep (power down) mode via dedicated mode pin (ZZ)
- JTAG boundary scan (subset of IEEE standard 1149.1)
- 119 pin (7x17), 1.27mm pitch, 14mm x 22mm Ball Grid Array (BGA) package

#### CXK77Q36B80AGB / CXK77Q18B80AGB

Preliminary

	1	2	3	4	5	6	7
А	V <sub>DDQ</sub>	SA	SA	NC	SA	SA	V <sub>DDQ</sub>
В	NC	NC <sup>(2)</sup>	SA	NC	SA	SA	NC
С	NC	SA	SA	V <sub>DD</sub>	SA	SA	NC
D	DQc	DQc	V <sub>SS</sub>	ZQ	V <sub>SS</sub>	DQb	DQb
Е	DQc	DQc	V <sub>SS</sub>	SS	V <sub>SS</sub>	DQb	DQb
F	V <sub>DDQ</sub>	DQc	V <sub>SS</sub>	G	V <sub>SS</sub>	DQb	V <sub>DDQ</sub>
G	DQc	DQc	<b>SBW</b> c	NC	<b>SBW</b> b	DQb	DQb
Н	DQc	DQc	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQb	DQb
J	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>REF</sub>	V <sub>DD</sub>	V <sub>REF</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>
Κ	DQd	DQd	V <sub>SS</sub>	К	V <sub>SS</sub>	DQa	DQa
L	DQd	DQd	SBWd	K	<b>SBW</b> a	DQa	DQa
Μ	V <sub>DDQ</sub>	DQd	V <sub>SS</sub>	SW	V <sub>SS</sub>	DQa	V <sub>DDQ</sub>
Ν	DQd	DQd	V <sub>SS</sub>	SA	V <sub>SS</sub>	DQa	DQa
Р	DQd	DQd	V <sub>SS</sub>	SA / SAS <sup>(6)</sup>	V <sub>SS</sub>	DQa	DQa
R	NC	SA	M1 <sup>(4)</sup>	V <sub>DD</sub>	M2 <sup>(5)</sup>	SA	NC
Т	NC	NC <sup>(1)</sup>	SA	SA	SA	NC <sup>(1)</sup>	ZZ
U	V <sub>DDQ</sub>	TMS	TDI	ТСК	TDO	RSVD <sup>(3)</sup>	V <sub>DDQ</sub>

#### 256K x 36 Pin Assignment (Top View)

Notes:

1. Pad Locations 2T and 6T are true no-connects. However, they are defined as SA address inputs in x18 LW SRAMs.

2. Pad Location 2B is a true no-connect. However, it is defined as an SA address input in 16Mb LW SRAMs.

3. Pad Location 6U must be left unconnected. It is used by Sony for internal test purposes.

4. Pad Location 3R is defined as an M1 mode pin in LW SRAMs. However, it must be tied "low" in this device.

5. Pad Location 5R is defined as an M2 mode pin in this device. It must be tied "high" or "low". When M2 is tied "high", this device functions as a conventional R-R SRAM. When M2 is tied "low", this device functions as a Late Select R-R SRAM.

6. Pad Location 4P is defined as an SA address input in LW SRAMs. However, it functions as a conventional SA address input in this device only when M2 is tied "high". It functions as a Late Select SAS address input in this device when M2 is tied "low".

#### CXK77Q36B80AGB / CXK77Q18B80AGB

Preliminary

	1	2	3	4	5	6	7
А	V <sub>DDQ</sub>	SA	SA	NC	SA	SA	V <sub>DDQ</sub>
В	NC	NC <sup>(2)</sup>	SA	NC	SA	SA	NC
С	NC	SA	SA	V <sub>DD</sub>	SA	SA	NC
D	DQb	NC <sup>(1b)</sup>	V <sub>SS</sub>	ZQ	V <sub>SS</sub>	DQa	NC <sup>(1b)</sup>
Е	NC <sup>(1b)</sup>	DQb	V <sub>SS</sub>	SS	V <sub>SS</sub>	NC <sup>(1b)</sup>	DQa
F	V <sub>DDQ</sub>	NC <sup>(1b)</sup>	V <sub>SS</sub>	G	V <sub>SS</sub>	DQ6a	V <sub>DDQ</sub>
G	NC <sup>(1b)</sup>	DQb	<b>SBW</b> b	NC	V <sub>SS</sub>	NC <sup>(1b)</sup>	DQa
Н	DQb	NC <sup>(1b)</sup>	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQa	NC <sup>(1b)</sup>
J	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>REF</sub>	V <sub>DD</sub>	V <sub>REF</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>
Κ	NC <sup>(1b)</sup>	DQb	V <sub>SS</sub>	K	V <sub>SS</sub>	NC <sup>(1b)</sup>	DQa
L	DQb	NC <sup>(1b)</sup>	V <sub>SS</sub>	K	<b>SBW</b> a	DQa	NC <sup>(1b)</sup>
Μ	V <sub>DDQ</sub>	DQb	V <sub>SS</sub>	SW	V <sub>SS</sub>	NC <sup>(1b)</sup>	V <sub>DDQ</sub>
Ν	DQb	NC <sup>(1b)</sup>	V <sub>SS</sub>	SA	V <sub>SS</sub>	DQa	NC <sup>(1b)</sup>
Р	NC <sup>(1b)</sup>	DQb	V <sub>SS</sub>	SA / SAS <sup>(6)</sup>	V <sub>SS</sub>	NC <sup>(1b)</sup>	DQa
R	NC	SA	M1 <sup>(4)</sup>	V <sub>DD</sub>	M2 <sup>(5)</sup>	SA	NC
Т	NC	SA	SA	NC <sup>(1a)</sup>	SA	SA	ZZ
U	V <sub>DDQ</sub>	TMS	TDI	ТСК	TDO	RSVD <sup>(3)</sup>	V <sub>DDQ</sub>

#### 512K x 18 Pin Assignment (Top View)

Notes:

1a. Pad Location 4T is a true no-connect. However, it is defined as an SA address input in x36 LW SRAMs.

1b. Pad Locations 2D, 7D, 1E, 6E, 2F, 1G, 6G, 2H, 7H, 1K, 6K, 2L, 7L, 6M, 2N, 7N, 1P, and 6P are true no-connects. However, they are defined as DQ data inputs / outputs in x36 LW SRAMs.

- 2. Pad Location 2B is a true no-connect. However, it is defined as an SA address input in 16Mb LW SRAMs.
- 3. Pad Location 6U must be left unconnected. It is used by Sony for internal test purposes.
- 4. Pad Location 3R is defined as an M1 mode pin in LW SRAMs. However, it must be tied "low" in this device.
- 5. Pad Location 5R is defined as an M2 mode pin in this device. It must be tied "high" or "low". When M2 is tied "high", this device functions as a conventional R-R SRAM. When M2 is tied "low", this device functions as a Late Select R-R SRAM.
- 6. Pad Location 4P is defined as an SA address input in LW SRAMs. However, it functions as a conventional SA address input in this device only when M2 is tied "high". It functions as a Late Select SAS address input in this device when M2 is tied "low".

## CXK77Q36B80AGB / CXK77Q18B80AGB

## **Pin Description**

Symbol	Туре	Description
SA	Input	Synchronous Address Inputs - Registered on the rising edge of K.
SAS	Input	Synchronous Late Select Address Input (Late Select R-R Mode Only) - Registered on the rising edge of K. Sampled one cycle after the other address and control inputs during read operations. Sampled in the same cycle as the other address and control inputs during write operations.
DQa, DQb DQc, DQd	I/O	<ul> <li>Synchronous Data Inputs / Outputs - Registered on the rising edge of K during write operations.</li> <li>Driven from the rising edge of K during read operations.</li> <li>DQa - indicates Data Byte a</li> <li>DQb - indicates Data Byte b</li> <li>DQc - indicates Data Byte c</li> <li>DQd - indicates Data Byte d</li> </ul>
К, <u>К</u>	Input	Differential Input Clocks
SS	Input	Synchronous Select Input - Registered on the rising edge of K. $\overline{SS} = 0$ specifies a write operation when $\overline{SW} = 0$ specifies a read operation when $\overline{SW} = 1$ $\overline{SS} = 1$ specifies a deselect operation
<u>SW</u>	Input	Synchronous Global Write Enable Input - Registered on the rising edge of K. $\overline{SW} = 0$ specifies a write operation when $\overline{SS} = 0$ $\overline{SW} = 1$ specifies a read operation when $\overline{SS} = 0$
<u>SBW</u> a, <u>SBW</u> b, <u>SBW</u> c, <u>SBW</u> d	Input	Synchronous Byte Write Enable Inputs - Registered on the rising edge of K. $\overline{SBW}a = 0$ specifies write Data Byte a when $\overline{SS} = 0$ and $\overline{SW} = 0$ $\overline{SBW}b = 0$ specifies write Data Byte b when $\overline{SS} = 0$ and $\overline{SW} = 0$ $\overline{SBW}c = 0$ specifies write Data Byte c when $\overline{SS} = 0$ and $\overline{SW} = 0$ $\overline{SBW}c = 0$ specifies write Data Byte c when $\overline{SS} = 0$ and $\overline{SW} = 0$ $\overline{SBW}d = 0$ specifies write Data Byte d when $\overline{SS} = 0$ and $\overline{SW} = 0$
G	Input	Asynchronous Output Enable Input - De-asserted (high) forces the data output drivers to Hi-Z.
ZZ	Input	Asynchronous Sleep Mode Input - Asserted (high) forces the SRAM into low-power mode.
M1	Input	Read Operation Protocol Select 1 - This mode pin must be tied "low" at power-up to select Reg- ister - Register read operations
M2	Input	Read Operation Protocol Select 2 - This mode pin must be tied "high" or "low" at power-up.M2 = 0selects Late Select R-R functionalityM2 = 1selects conventional R-R functionality
ZQ	Input	Output Impedance Control Resistor Input
V <sub>DD</sub>		2.5V or 3.3V Core Power Supply - Core supply voltage.
V <sub>DDQ</sub>		Output Power Supply - Output buffer supply voltage.
V <sub>REF</sub>		Input Reference Voltage - Input buffer threshold voltage.
V <sub>SS</sub>		Ground
ТСК	Input	JTAG Clock
TMS	Input	JTAG Mode Select
TDI	Input	JTAG Data In
TDO	Output	JTAG Data Out
RSVD		Reserved - This pin is used for Sony test purposes only. It must be left unconnected.
NC		No Connect - These pins are true no-connects, i.e. there is no internal chip connection to these pins. They can be left unconnected or tied directly to $V_{DD}$ , $V_{DDQ}$ , or $V_{SS}$ .

#### CXK77Q36B80AGB / CXK77Q18B80AGB

Preliminary

## **SONY**®

K	ZZ	$\overline{SS} \\ (t_n)$	$\overline{SW}$ (t <sub>n</sub> )	$\overline{SBW}x$ (t <sub>n</sub> )	G	Operation	DQ (t <sub>n</sub> )	DQ (t <sub>n+1</sub> )
Х	Н	Х	Х	Х	Х	Sleep (Power Down) Mode	Hi - Z	Hi - Z
L→H	L	Н	Х	Х	Х	Deselect	Х	Hi - Z
L→H	L	L	Н	Х	Н	Read	Hi - Z	Hi - Z
L→H	L	L	Н	Х	L	Read	Х	Q(t <sub>n</sub> )
L→H	L	L	L	L	Х	Write All Bytes	Х	D(t <sub>n</sub> )
L→H	L	L	L	Х	Х	Write Bytes With $\overline{\text{SBW}}x = L$	Х	D(t <sub>n</sub> )
L→H	L	L	L	Н	Х	Abort Write	Х	Hi - Z

#### •Clock Truth Table

#### •Dynamic M2 Mode Pin State Changes

Although M2 is defined as a static input (that is, it must be tied "high" or "low" at power-up), in some instance (such as during device testing) it may be desirable to change its state dynamically (that is, without first powering off the SRAM) while preserving the contents of the memory array. If so, the following criteria must be met:

- 1. At least two (2) consecutive deselect operations must be initiated prior to changing the state of M2, to ensure that the most recent read or write operation completes successfully.
- 2. At least thirty-two (32) consecutive deselect operations must be initiated after changing the state of M2 before any read or write operations can be initiated, to allow the SRAM sufficient time to recognize the change in state.

#### •Sleep (Power Down) Mode

Sleep (power down) mode is provided through the asynchronous input signal ZZ. When ZZ is asserted (high), the output drivers will go to a Hi-Z state, and the SRAM will begin to draw standby current. Contents of the memory array will be preserved. An enable time ( $t_{ZZE}$ ) must be met before the SRAM is guaranteed to be in sleep mode, and a recovery time ( $t_{ZZR}$ ) must be met before the SRAM can resume normal operation.

#### •Programmable Impedance Output Drivers

These devices have programmable impedance output drivers. The output impedance is controlled by an external resistor, RQ, connected between the SRAM's ZQ pin and  $V_{SS}$ , and is equal to one-fifth the value of this resistor, nominally. See the DC Electrical Characteristics section for further information.

The output impedance is updated whenever the output drivers are in a Hi-Z state. Consequently, impedance updates will occur during write and deselect operations, and when  $\overline{G}$  is deasserted (high) (see **Note 1** below). At power up, 8192 clock cycles followed by an impedance update via one of the three methods described above are required to ensure that the output impedance has reached the desired value. After power up, periodic impedance updates via one of the three methods described above are also required to ensure that the output impedance remains within specified tolerances.

Note 1: In order to allow the SRAM sufficient time to update the output impedance when  $\overline{G}$  is deasserted (high),  $\overline{G}$  must meet setup and hold times with respect to K clock. See the AC Electrical Characteristics sections for further information.

#### •Power-Up Sequence

For reliability purposes, Sony recommends that power supplies power up in the following sequence:  $V_{SS}$ ,  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{REF}$ , and Inputs.  $V_{DDQ}$  should never exceed  $V_{DD}$ . If this power supply sequence cannot be met, a large bypass diode may be required between  $V_{DD}$  and  $V_{DDQ}$ . Please contact Sony Memory Application Department for further information.

## •Absolute Maximum Ratings<sup>(1)</sup>

Item	Symbol	Rating	Units
Supply Voltage	V <sub>DD</sub>	-0.5 to +3.8	V
Output Supply Voltage	V <sub>DDQ</sub>	-0.5 to +2.3	V
Input Voltage (Address, Control, Data, Clock)	V <sub>IN</sub>	-0.5 to $V_{DDQ}$ + 0.5	V
Input Voltage (M1, M2)	V <sub>MIN</sub>	-0.5 to $V_{DD}$ + 0.5 (3.8V max.)	V
Input Voltage (TCK, TMS, TDI))	V <sub>TIN</sub>	-0.5 to +3.8	V
Operating Temperature	T <sub>A</sub>	0 to 85	°C
Junction Temperature	T <sub>J</sub>	0 to 110	°C
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C

(1) Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions other than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### •BGA Package Thermal Characteristics

Item	Symbol	Rating	Units
Junction to Case Temperature	$\Theta_{JC}$	3.6	°C/W

#### •I/O Capacitance

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 

Item		Symbol	Test conditions	Min	Max	Units
	Address	C <sub>ADDR</sub>	$V_{IN} = 0V$		3.5	pF
Input Capacitance	Control	C <sub>CTRL</sub>	$V_{IN} = 0V$		3.5	pF
	Clock	C <sub>CLK</sub>	$V_{IN} = 0V$		3.5	pF
Output Capacitance	Data	C <sub>DATA</sub>	$V_{OUT} = 0V$		4.5	pF

Note: These parameters are sampled and are not 100% tested.

## CXK77Q36B80AGB / CXK77Q18B80AGB

Preliminary

## •DC Recommended Operating Conditions

## $(V_{SS} = 0V, T_A = 0 \text{ to } 85^{\circ}\text{C})$

Item	Symbol	Min	Тур	Max	Units	Notes
Supply Voltage	V <sub>DD</sub>	2.37	2.5 or 3.3	3.47	V	
Output Supply Voltage	V <sub>DDQ</sub>	1.4		1.9	V	
Input Reference Voltage	V <sub>REF</sub>	0.6		1.0	V	1
Input High Voltage (Address, Control, Data)	V <sub>IH</sub>	V <sub>REF</sub> + 0.1		$V_{DDQ} + 0.3$	V	2
Input Low Voltage (Address, Control, Data)	V <sub>IL</sub>	-0.3		V <sub>REF</sub> - 0.1	V	3
Input High Voltage (M1, M2)	V <sub>MIH</sub>	1.2		$V_{DD} + 0.3$	V	
Input Low Voltage (M1, M2)	V <sub>MIL</sub>	-0.3		0.4	V	
Clock Input Signal Voltage	V <sub>KIN</sub>	-0.3		$V_{DDQ} + 0.3$	V	
Clock Input Differential Voltage	V <sub>DIF</sub>	0.2		$V_{DDQ} + 0.6$	V	
Clock Input Common Mode Voltage	V <sub>CM</sub>	0.6		1.0	V	

1. The peak-to-peak AC component superimposed on  $V_{\text{REF}}$  may not exceed 5% of the DC component.

2.  $V_{IH}$  (max) AC =  $V_{DDQ}$  + 0.75V for pulse widths less than one-quarter of the cycle time ( $t_{CYC}/4$ ).

3.  $V_{IL}$  (min) AC = -0.75V for pulse widths less than one-quarter of the cycle time ( $t_{CYC}/4$ ).

#### CXK77Q36B80AGB / CXK77Q18B80AGB

Preliminary

#### •DC Electrical Characteristics

 $(V_{DD}$  = 2.5V  $\pm$  5% or 3.3V  $\pm$  5%,  $V_{SS}$  = 0V,  $T_A$  = 0 to 85°C)

Item	Symbol	Test Conditions	Min	Тур	Max	Units	Notes
Input Leakage Current (Address, Control, Clock)	I <sub>LI</sub>	$V_{IN} = V_{SS}$ to $V_{DDQ}$	-5		5	uA	
Input Leakage Current (M1, M2)	I <sub>MLI</sub>	$V_{MIN} = V_{SS}$ to $V_{DD}$	-10		10	uA	
Input Leakage Current (Data)	I <sub>DLI</sub>	$V_{DIN} = V_{SS}$ to $V_{DDQ}$ $\overline{G} = V_{IH}$	-10		10	uA	
Average Power Supply Operating Current	I <sub>DD-28</sub> I <sub>DD-33</sub> I <sub>DD-37</sub> I <sub>DD-4</sub>	$I_{OUT} = 0 \text{ mA}$ $\overline{SS} = V_{IL}, ZZ = V_{IL}$		  	830 740 680 600	mA	
Average Power Supply Operating Current (3 MHz Operation)	I <sub>DD3</sub>	$I_{OUT} = 0 \text{ mA}$ $\overline{SS} = V_{IL}, ZZ = V_{IL}$ $t_{CYC} = 3 \text{ MHz}$			200	mA	
Power Supply Standby Current	I <sub>SB</sub>	$I_{OUT} = 0 \text{ mA}$ $ZZ = V_{IH}$			100	mA	
Output High Voltage	V <sub>OH</sub>	$I_{OH} = -6.0 \text{ mA}$ RQ = 250 $\Omega$	V <sub>DDQ</sub> -0.4			V	
Output Low Voltage	V <sub>OL</sub>	$I_{OL} = 6.0 \text{ mA}$ $RQ = 250\Omega$			0.4	V	
		$V_{OH}, V_{OL} = V_{DDQ}/2$ RQ < 150 $\Omega$			33 (30*1.1)	Ω	1,3
Output Driver Impedance	R <sub>OUT</sub>	$V_{OH}, V_{OL} = V_{DDQ}/2$ $150\Omega \le RQ \le 300\Omega$	(RQ/5)* 0.9	RQ/5	(RQ/5)* 1.1	Ω	3
		$V_{OH}, V_{OL} = V_{DDQ}/2$ RQ > 300 $\Omega$	54 (60*0.9)			Ω	2,3

1. For maximum output drive (i.e. minimum impedance), the ZQ pin can be tied directly to  $V_{SS}$ .

2. For minimum output drive (i.e. minimum impedance), the ZQ pin can be left unconnected or tied to V<sub>DDO</sub>.

3. This parameter is guaranteed by design through extensive corner lot characterization.

Preliminary

#### •AC Electrical Characteristics

Parameter	Symphol	-2	28	-3	33	-3	37	-4		Linita	Notes
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	notes
K Cycle Time	t <sub>KHKH</sub>	2.8		3.3		3.7		4.0		ns	
K Clock High Pulse Width	t <sub>KHKL</sub>	1.1		1.3		1.4		1.5		ns	
K Clock Low Pulse Width	t <sub>KLKH</sub>	1.1		1.3		1.4		1.5		ns	
Address / Late Select Setup Time	t <sub>AVKH</sub>	0.3		0.3		0.3		0.3		ns	1
Address / Late Select Hold Time	t <sub>KHAX</sub>	0.5		0.6		0.7		0.7		ns	
Write Enables Setup Time	t <sub>WVKH</sub>	0.3		0.3		0.3		0.3		ns	1
Write Enables Hold Time	t <sub>KHWX</sub>	0.5		0.6		0.7		0.7		ns	
Synchronous Select Setup Time	t <sub>SVKH</sub>	0.3		0.3		0.3		0.3		ns	1
Synchronous Select Hold Time	t <sub>KHSX</sub>	0.5		0.6		0.7		0.7		ns	
Output Enable Setup Time	t <sub>GVKH</sub>	0.5		0.5		0.5		0.5		ns	2,3
Output Enable Hold Time	t <sub>KHGX</sub>	1.0		1.0		1.0		1.0		ns	2,3
Data Input Setup Time	t <sub>DVKH</sub>	0.3		0.3		0.3		0.3		ns	1
Data Input Hold Time	t <sub>KHDX</sub>	0.5		0.6		0.7		0.7		ns	
K Clock High to Output Valid ("A" Sub-Bin)	t <sub>KHQV</sub>		1.6		1.6		1.8 1.6		2.0 1.8	ns	
K Clock High to Output Hold	t <sub>KHQX</sub>	0.7		0.7		0.7		0.7		ns	3
K Clock High to Output Low-Z	t <sub>KHQX1</sub>	0.7		0.7		0.7		0.7		ns	3,4
K Clock High to Output High-Z	t <sub>KHQZ</sub>	0.7	1.7	0.7	1.8	0.7	1.9	0.7	2.0	ns	3,4
Output Enable Low to Output Valid	t <sub>GLQV</sub>		1.7		1.8		1.9		2.0	ns	
Output Enable Low to Output Low-Z	t <sub>GLQX</sub>	0.3		0.3		0.3		0.3		ns	3,4
Output Enable High to Output High-Z	t <sub>GHQZ</sub>		1.7		1.8		1.9		2.0	ns	3,4
Sleep Mode Enable Time	t <sub>ZZE</sub>		15		15		15		15	ns	3
Sleep Mode Recovery Time	t <sub>ZZR</sub>	20		20		20		20		ns	3

All parameters are specified over the range  $T_A = 0$  to  $85^{\circ}$ C.

All parameters are measured from the mid-point of the object signal to the mid-point of the reference signal, unless otherwise noted.

1. These parameters are measured from  $V_{REF}\pm 200mV$  to the clock mid-point.

2. These parameters apply only when deasserting  $\overline{G}$  (high) in order to induce output impedance updates.

3. These parameters are sampled and are not 100% tested.

4. These parameters are measured at  $\pm\,50mV$  from steady state voltage.

#### CXK77Q36B80AGB / CXK77Q18B80AGB

Preliminary

## •AC Test Conditions ( $V_{DDQ} = 1.5V$ )

 $(V_{DD}$  = 2.5V  $\pm$  5% or 3.3V  $\pm$  5%,  $V_{DDQ}$  = 1.5V  $\pm$  0.1V,  $T_A$  = 0 to 85°C)

Item	Symbol	Conditions	Units	Notes
Input Reference Voltage	V <sub>REF</sub>	0.75	V	
Input High Level	V <sub>IH</sub>	1.25	V	
Input Low Level	V <sub>IL</sub>	0.25	V	
Input Rise & Fall Time		2.0	V/ns	
Input Reference Level		0.75	V	
Clock Input High Voltage	V <sub>KIH</sub>	1.25	V	$V_{\rm DIF} = 1.0 V$
Clock Input Low Voltage	V <sub>KIL</sub>	0.25	V	$V_{\rm DIF} = 1.0 V$
Clock Input Common Mode Voltage	V <sub>CM</sub>	0.75	V	
Clock Input Rise & Fall Time		2.0	V/ns	
Clock Input Reference Level		$K/\overline{K}$ cross	V	
Output Reference Level		0.75	V	
Output Load Conditions		$RQ = 250\Omega$		See Figure 1 below

Figure 1: AC Test Output Load (V<sub>DDQ</sub> = 1.5V)



#### CXK77Q36B80AGB / CXK77Q18B80AGB

Preliminary

## •AC Test Conditions ( $V_{DDQ} = 1.8V$ )

 $(V_{DD}$  = 2.5V  $\pm$  5% or 3.3V  $\pm$  5%,  $V_{DDQ}$  = 1.8V  $\pm$  0.1V,  $T_A$  = 0 to 85°C)

Item	Symbol	Conditions	Units	Notes
Input Reference Voltage	V <sub>REF</sub>	0.9	V	
Input High Level	V <sub>IH</sub>	1.4	V	
Input Low Level	V <sub>IL</sub>	0.4	V	
Input Rise & Fall Time		2.0	V/ns	
Input Reference Level		0.9	V	
Clock Input High Voltage	V <sub>KIH</sub>	1.4	V	$V_{\rm DIF} = 1.0 V$
Clock Input Low Voltage	V <sub>KIL</sub>	0.4	V	$V_{\rm DIF} = 1.0 V$
Clock Input Common Mode Voltage	V <sub>CM</sub>	0.9	V	
Clock Input Rise & Fall Time		2.0	V/ns	
Clock Input Reference Level		$K/\overline{K}$ cross	V	
Output Reference Level		0.9	V	
Output Load Conditions		$RQ = 250\Omega$		See Figure 2 below

Figure 2: AC Test Output Load (V<sub>DDO</sub> = 1.8V)



#### CXK77Q36B80AGB / CXK77Q18B80AGB

Preliminary



the application, one Deselect operation may be sufficient.

#### CXK77Q36B80AGB / CXK77Q18B80AGB

#### Preliminary





Preliminary



#### CXK77Q36B80AGB / CXK77Q18B80AGB

#### Preliminary



application, one Dummy Read operation may be sufficient.



Note 1: This can be ANY valid operation. The depiction of a Read operation here is provided only as an example.

- Note 2: Before ZZ is asserted, at least two (2) Deselect operations must be initiated after the last Read or Write operation is initiated, in order to ensure the successful completion of the last Read or Write operation.
- Note 3: While ZZ is asserted, all of the SRAM's address, control, data, and clock inputs are ignored.
- Note 4: After ZZ is deasserted, Deselect operations must be initiated until the specified recovery time (t<sub>ZZR</sub>) has been met. Read and Write operations may NOT be initiated during this time.
- Note 5: This can be ANY valid operation. The depiction of a Read operation here is provided only as an example.

#### •Test Mode Description

These devices provide a JTAG Test Access Port (TAP) and Boundary Scan interface using a limited set of IEEE std. 1149.1 functions. This test mode is intended to provide a mechanism for testing the interconnect between master (processor, controller, etc.), SRAMs, other components, and the printed circuit board.

In conformance with a subset of IEEE std. 1149.1, these devices contain a TAP Controller and four TAP Registers. The TAP Registers consist of one Instruction Register and three Data Registers (ID, Bypass, and Boundary Scan Registers).

The TAP consists of the following four signals:

TCK: Tes	st Clock	Induces (clocks) TAP Controller state transitions.
TMS: Tes	st Mode Select	Inputs commands to the TAP Controller. Sampled on the rising edge of TCK.
TDI: Tes	st Data In	Inputs data serially to the TAP Registers. Sampled on the rising edge of TCK.
TDO: Tes	st Data Out	Outputs data serially from the TAP Registers. Driven from the falling edge of TCK.

#### **Disabling the TAP**

When JTAG is not used, TCK should be tied "low" to prevent clocking the SRAM. TMS and TDI should either be tied "high" through a pull-up resistor or left unconnected. TDO should be left unconnected.

Note: Operation of the TAP does not interfere with normal SRAM operation except when the SAMPLE-Z instruction is selected (see page 22 for further information). Consequently, TCK, TMS, and TDI can be controlled any number of ways without adversely affecting the functionality of the device.

Parameter	Symbol	Test Conditions	Min	Max	Units
JTAG Input High Voltage	V <sub>TIH</sub>		1.4	3.6	V
JTAG Input Low Voltage	V <sub>TIL</sub>		-0.3	0.8	V
JTAG Output High Voltage (CMOS)	V <sub>TOH-3.3</sub>	V <sub>DD</sub> = 3.3V I <sub>TOH</sub> = -100uA	2.6		V
JTAG Output High Voltage (CMOS)	V <sub>TOH-2.5</sub>	$V_{DD} = 2.5V$ $I_{TOH} = -100uA$	V <sub>DD</sub> - 0.1		V
JTAG Output Low Voltage (CMOS)	V <sub>TOL</sub>	$I_{TOL} = 100 u A$		0.1	V
JTAG Output High Voltage (TTL)	V <sub>TOH-3.3</sub>	$V_{DD} = 3.3V$ $I_{TOH} = -8.0mA$	2.3		V
JTAG Output High Voltage (TTL)	V <sub>TOH-2.5</sub>	$V_{DD} = 2.5V$ $I_{TOH} = -6.5mA$	V <sub>DD</sub> - 0.4		V
JTAG Output Low Voltage (TTL)	V <sub>TOL</sub>	$I_{TOL} = 8.0 \text{mA}$		0.4	V
JTAG Input Leakage Current	I <sub>TLI</sub>	$V_{\text{TIN}} = 0V \text{ to } 3.6V$	-10	10	uA

#### <u>JTAG DC Recommended Operating Conditions</u> $(V_{DD} = 2.5V \pm 5\% \text{ or } 3.3V \pm 5\%, T_A = 0 \text{ to } 85^{\circ}\text{C})$

## CXK77Q36B80AGB / CXK77Q18B80AGB

Preliminary

## JTAG AC Test Conditions

#### $(V_{DD} = 2.5V \pm 5\%, T_A = 0 \text{ to } 85^{\circ}C)$

Parameter	Symbol	Conditions	Units	Notes
JTAG Input High Level	V <sub>TIH</sub>	2.5	V	
JTAG Input Low Level	V <sub>TIL</sub>	0.0	V	
JTAG Input Rise & Fall Time		1.0	V/ns	
JTAG Input Reference Level		1.25	V	
JTAG Output Reference Level		1.25	V	
JTAG Output Load Condition				See Fig.1 (page 10)

## JTAG AC Test Conditions

 $(V_{DD} = 3.3V \pm 5\%, T_A = 0 \text{ to } 85^{\circ}C)$ 

Parameter	Symbol	Conditions	Units	Notes
JTAG Input High Level	V <sub>TIH</sub>	3.0	V	
JTAG Input Low Level	V <sub>TIL</sub>	0.0	V	
JTAG Input Rise & Fall Time		1.0	V/ns	
JTAG Input Reference Level		1.5	V	
JTAG Output Reference Level		1.5	V	
JTAG Output Load Condition				See Fig.1 (page 10)

#### JTAG AC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	t <sub>THTH</sub>	100		ns
TCK High Pulse Width	t <sub>THTL</sub>	40		ns
TCK Low Pulse Width	t <sub>TLTH</sub>	40		ns
TMS Setup Time	t <sub>MVTH</sub>	10		ns
TMS Hold TIme	t <sub>THMX</sub>	10		ns
TDI Setup Time	t <sub>DVTH</sub>	10		ns
TDI Hold TIme	t <sub>THDX</sub>	10		ns
TCK Low to TDO Valid	t <sub>TLQV</sub>		20	ns
TCK Low to TDO Hold	t <sub>TLQX</sub>	0		ns

# JTAG Timing Diagram Figure 8 t<sub>THTH</sub> t<sub>TLTH</sub> t<sub>THTL</sub> тск t<sub>THMX</sub> t<sub>MVTH</sub> 4 TMS t<sub>DVTH</sub> $t_{\text{THDX}}$ TDI t<sub>TLQV</sub> $t_{\mathsf{TLQX}}$ TDO

#### **TAP Registers**

TAP Registers are serial shift registers that capture serial input data (from TDI) on the rising edge of TCK, and drive serial output data (to TDO) on the subsequent falling edge of TCK. They are divided into two groups: "Instruction Registers", of which there is one- the Instruction Register, and "Data Registers", of which there are three - the ID Register, the Bypass Register, and the Boundary Scan Register. Individual TAP registers are "selected" (inserted between TDI and TDO) when the appropriate sequence of commands is given to the TAP Controller.

#### **Instruction Register (3 bits)**

The Instruction Register stores the instructions that are executed by the TAP Controller when the TAP Controller is in the "Run-Test / Idle" state, or in any of the various "Data Register" states. It is loaded with the IDCODE instruction at powerup, or when the TAP Controller is in the "Test-Logic Reset" state or the "Capture-IR" state. It is inserted between TDI and TDO when the TAP Controller is in the "Shift-IR" state, at which time it can be loaded with a new instruction. However, newly loaded instructions are not executed by the TAP Controller until the TAP Controller has reached the "Update-IR" state.

The Instruction Register is 3 bits wide, and is encoded as follows:

Code (2:0)	Instruction	Description
000	BYPASS	Inserts the Bypass Register between TDI and TDO.
001	IDCODE	Inserts the ID Register between TDI and TDO.
010	SAMPLE-Z	Captures the SRAM's I/O ring contents in the Boundary Scan Register. Inserts the Boundary Scan Register between TDI and TDO. Disables the SRAM's data output drivers.
011	BYPASS	Inserts the Bypass Register between TDI and TDO.
100	SAMPLE	Captures the SRAM's I/O ring contents in the Boundary Scan Register. Inserts the Boundary Scan Register between TDI and TDO.
101	PRIVATE	Do not use. Reserved for manufacturer use only.
110	BYPASS	Inserts the Bypass Register between TDI and TDO.
111	BYPASS	Inserts the Bypass Register between TDI and TDO.

Bit 0 is the LSB of the Instruction Register, and Bit 2 is the MSB. When the Instruction Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.

#### ID Register (32 bits)

The ID Register is loaded with a predetermined device- and manufacturer-specific identification code when the IDCODE instruction has been loaded into the Instruction Register and the TAP Controller is in the "Capture-DR" state. It is inserted between TDI and TDO when the IDCODE instruction has been loaded into the Instruction Register and the TAP Controller is in the "Shift-DR" state.

The ID Register is 32 bits wide, and is encoded as follows:

Device	Revision Number (31:28)	Part Number (27:12)	Sony ID (11:1)	Start Bit (0)
256K x 36	XXXX	0000 0000 0100 1110	0000 1110 001	1
512K x 18	XXXX	0000 0000 0100 1001	0000 1110 001	1

Bit 0 is the LSB of the ID Register, and Bit 31 is the MSB. When the ID Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.

#### **Bypass Register** (1 bit)

The Bypass Register is one bit wide, and provides the minimum length serial path between TDI and TDO. It is loaded with a logic "0" when the BYPASS instruction has been loaded in the the Instruction Register and the TAP Controller is in the "Capture-DR" state. It is inserted between TDI and TDO when the BYPASS instruction has been loaded into the Instruction Register and the TAP Controller is in the "Shift-DR" state.

#### Boundary Scan Register (70 bits for x36, 51 bits for x18)

The Boundary Scan Register is equal in length to the number of active signal connections to the SRAM (excluding the TAP pins) plus a number of place holder locations reserved for density and/or functional upgrades. The Boundary Scan Register is loaded with the contents of the SRAM's I/O ring when the SAMPLE or SAMPLE-Z instruction has been loaded into the Instruction Register and the TAP Controller is in the "Capture-DR" state. It is inserted between TDI and TDO when the SAMPLE or SAMPLE-Z instruction has been loaded into the Instruction Register and the TAP Controller is in the "Shift-DR" state.

The Boundary Scan Register contains the following bits:

256K x 36	-	512K x 18		
DQ	36	DQ	18	
SA	18	SA	19	
K, $\overline{K}$	2	K, $\overline{K}$	2	
$\overline{SS}, \overline{SW}, \overline{SBW}x$	6	$\overline{SS}, \overline{SW}, \overline{SBW}x$	4	
<del>G</del> , ZZ	2	<del>G</del> , ZZ	2	
M1, M2	2	M1, M2	2	
ZQ	1	ZQ	1	
Place Holder	3	Place Holder	3	

For deterministic results, all signals composing the SRAM's I/O ring must meet setup and hold times with respect to TCK (same as TDI and TMS) when sampled.

 $K/\overline{K}$  are connected to a differential input receiver that generates a single-ended input clock signal to the device. Therefore, in order to capture specific values for these signals in the Boundary Scan Register, these signals must be at opposite logic levels when sampled.

Place Holders are required for some NC pins to allow for future density and/or functional upgrades. They are connected to  $V_{SS}$  internally, regardless of pin connection externally.

The Boundary Scan Order Assignment table that follows depicts the order in which the bits from the table above are arranged in the Boundary Scan Register. In the notation, Bit 1 is the LSB bit of the register. When the Boundary Scan Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.

#### CXK77Q36B80AGB / CXK77Q18B80AGB

Preliminary

#### Boundary Scan Order Assignment (By Exit Sequence)

256K x 36							
Bit	Signal	Pad		Bit	Signal	Pad	
1	M2	5R		36	SA	3B	
2	SA / SAS	4P		37	NC <sup>(1)</sup>	2B	
3	SA	4T		38	SA	3A	
4	SA	6R		39	SA	3C	
5	SA	5T		40	SA	2C	
6	ZZ	7T		41	SA	2A	
7	DQa	6P		42	DQc	2D	
8	DQa	7P		43	DQc	1D	
9	DQa	6N		44	DQc	2E	
10	DQa	7N		45	DQc	1E	
11	DQa	6M		46	DQc	2F	
12	DQa	6L		47	DQc	2G	
13	DQa	7L		48	DQc	1G	
14	DQa	6K		49	DQc	2H	
15	DQa	7K		50	DQc	1H	
16	SBWa	5L		51	SBWc	3G	
17	K	4L		52	ZQ	4D	
18	K	4K		53	SS	4E	
19	$\overline{\mathrm{G}}$	4F		54	NC <sup>(1)</sup>	4G	
20	SBWb	5G		55	NC <sup>(1)</sup>	4H	
21	DQb	7H		56	SW	4M	
22	DQb	6H		57	SBWd	3L	
22	DQb	7G		58	DQd	1K	
24	DQb	6G		59	DQd	2K	
25	DQb	6F		60	DQd	1L	
26	DQb	7E		61	DQd	2L	
27	DQb	6E		62	DQd	2M	
28	DQb	7D		63	DQd	1N	
29	DQb	6D		64	DQd	2N	
30	SA	6A		65	DQd	1P	
31	SA	6C		66	DQd	2P	
32	SA	5C		67	SA	3T	
33	SA	5A		68	SA	2R	
34	SA	6B		69	SA	4N	
35	SA	5B		70	M1	3R	

512K x 18							
Bit	Signal	Pad		Bit	Signal	Pad	
1	M2	5R		36	SBWb	3G	
2	SA	6T		37	ZQ	4D	
3	SA / SAS	4P		38	SS	4E	
4	SA	6R		39	NC <sup>(1)</sup>	4G	
5	SA	5T		40	NC <sup>(1)</sup>	4H	
6	ZZ	7T		41	SW	4M	
7	DQa	7P		42	DQb	2K	
8	DQa	6N		43	DQb	1L	
9	DQa	6L		44	DQb	2M	
10	DQa	7K		45	DQb	1N	
11	<b>SBW</b> a	5L		46	DQb	2P	
12	K	4L		47	SA	3T	
13	K	4K		48	SA	2R	
14	G	4F		49	SA	4N	
15	DQa	6H		50	SA	2T	
16	DQa	7G		51	M1	3R	
17	DQa	6F		52			
18	DQa	7E		53			
19	DQa	6D		54			
20	SA	6A		55			
21	SA	6C		56			
22	SA	5C		57			
22	SA	5A		58			
24	SA	6B		59			
25	SA	5B		60			
26	SA	3B		61			
27	NC <sup>(1)</sup>	2B		62			
28	SA	3A		63			
29	SA	3C		64			
30	SA	2C		65			
31	SA	2A		66			
32	DQb	1D		67			
33	DQb	2E		68			
34	DQb	2G		69			
35	DQb	1H		70			

Note 1: NC pins at pad locations 2B, 4G, and 4H are connected to  $V_{SS}$  internally, regardless of pin connection externally.

#### **TAP Instructions**

#### IDCODE

IDCODE is the default instruction loaded into the Instruction Register at power-up, and when the TAP Controller is in the "Test-Logic Reset" state.

When the IDCODE instruction is selected, a predetermined device- and manufacturer-specific identification code is loaded into the ID Register when the TAP Controller is in the "Capture-DR" state, and the ID Register is inserted between TDI and TDO when the TAP Controller is in the "Shift-DR" state.

Normal SRAM operation is not disrupted when the IDCODE instruction is selected.

#### BYPASS

When the BYPASS instruction is selected, a logic "0" is loaded into the Bypass Register when the TAP Controller is in the "Capture-DR" state, and the Bypass Register is inserted between TDI and TDO when the TAP Controller is in the "Shift-DR" state.

Normal SRAM operation is not disrupted when the BYPASS instruction is selected.

#### SAMPLE

When the SAMPLE instruction is selected, the individual logic states of all signals composing the SRAM's I/O ring (see the Boundary Scan Register description for the complete list of signals) are loaded into the Boundary Scan Register when the TAP Controller is in the "Capture-DR" state, and the Boundary Scan Register is inserted between TDI and TDO when the TAP Controller is in the "Shift-DR" state.

Normal SRAM operation is not disrupted when the SAMPLE instruction is selected.

#### SAMPLE-Z

When the SAMPLE-Z instruction is selected, the individual logic states of all signals composing the SRAM's I/O ring (see the Boundary Scan Register description for the complete list of signals) are loaded into the Boundary Scan Register when the TAP Controller is in the "Capture-DR" state, and the Boundary Scan Register is inserted between TDI and TDO when the TAP Controller is in the "Shift-DR" state.

Additionally, when the SAMPLE-Z instruction is selected, the SRAM's data output drivers are *disabled* (that is, the DQ I/O buffers are forced to an input state).

Consequently, normal SRAM operation is disrupted when the SAMPLE-Z instruction is selected. Read operations initiated while the SAMPLE-Z instruction is selected will fail.

#### **TAP Controller**

The TAP Controller is a 16-state state machine that controls access to the various TAP Registers and executes the operations associated with each TAP Instruction. State transitions are controlled by TMS and occur on the rising edge of TCK.

The TAP Controller enters the "Test-Logic Reset" state in one of two ways:

1. At power up.

2. When a logic "1" is applied to TMS for at least 5 consecutive rising edges of TCK.

The TDI input receiver is sampled only when the TAP Controller is in either the "Shift-IR" state or the "Shift-DR" state. The TDO output driver is active only when the TAP Controller is in either the "Shift-IR" state or the "Shift-DR" state. **TAP Controller State Diagram** 



Preliminary

#### •Ordering Information\_

Part Number	V <sub>DD</sub>	I/O Type	Size	Speed (Cycle Time / Access Time)
CXK77Q36B80AGB-28	2.5V or 3.3V	HSTL	256K x 36	2.8ns / 1.6ns
CXK77Q36B80AGB-33	2.5V or 3.3V	HSTL	256K x 36	3.3ns / 1.6ns
CXK77Q36B80AGB-37 CXK77Q36B80AGB-37A	2.5V or 3.3V	HSTL	256K x 36	3.7ns / 1.8ns 3.7ns / 1.6ns
CXK77Q36B80AGB-4 CXK77Q36B80AGB-4A	2.5V or 3.3V	HSTL	256K x 36	4.0ns / 2.0ns 4.0ns / 1.8ns
CXK77Q18B80AGB-28	2.5V or 3.3V	HSTL	512K x 18	2.8ns / 1.6ns
CXK77Q18B80AGB-33	2.5V or 3.3V	HSTL	512K x 18	3.3ns / 1.6ns
CXK77Q18B80AGB-37 CXK77Q18B80AGB-37A	2.5V or 3.3V	HSTL	512K x 18	3.7ns / 1.8ns 3.7ns / 1.6ns
CXK77Q18B80AGB-4 CXK77Q18B80AGB-4A	2.5V or 3.3V	HSTL	512K x 18	4.0ns / 2.0ns 4.0ns / 1.8ns

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.





## (7x17) 119 Pin BGA Package Marking



#### **Description**

- 1) C Field: Part Number Code (up to 17 characters).
- 2) B Field: Lot Code (up to 7 characters).
- 3) F Field: Wafer Fab Plant Code (1 character).
  - e.g. F = "W" indicates Wafertech Fab.
  - e.g. F = "" (blank) indicates TSMC Fab (no character is used for TSMC).
- 4) F' Field: Revised Control Code (1 character).

#### **Example 1: Wafertech Fab**



#### Example 2: TSMC Fab



## •Revision History

Rev. #	Rev. Date	Description of Modification	
rev 0.0	07/18/00	Initial Version	
rev 1.0	11/03/00	<ol> <li>Modified DC Recommended Operating Conditions (p. 7). V<sub>MIH</sub> (min) V<sub>MIL</sub> (max)</li> <li>Modified DC Electrical Characteristics (p. 8). I<sub>DD-33</sub> (max) I<sub>DD-37</sub> (max) I<sub>DD-4</sub> (max)</li> <li>Modified 2.5V V<sub>DD</sub> AC Test Conditions (p. 10). Removed note stating that both Conventional R-R and Late Sel</li> </ol>	V <sub>REF</sub> + 0.3V to 1.2V V <sub>REF</sub> - 0.3V to 0.4V 700mA to 740mA 640mA to 680mA 590mA to 640mA
		<ul> <li>2.5V V<sub>DD</sub>. This is the default case - no note is needed.</li> <li>4. Modified 3.3V V<sub>DD</sub> AC Test Conditions (p. 11). Removed note stating that only Conventional R-R Mode is modes are tested at 3.3V V<sub>DD</sub> as well as 2.5V V<sub>DD</sub>.</li> <li>5. Modified JTAG DC Recommended Operating Conditions (p. 17 V<sub>TOH-3.3</sub> (min) at I<sub>TOH</sub> = -100uA V<sub>TOH-3.3</sub> (min) at I<sub>TOH</sub> = -8mA</li> <li>6. Added BGA Package Marking (p. 27)</li> </ul>	22
rev 1.1	02/21/01	<ol> <li>Modified DC Recommended Operating Conditions (p. 7).</li> <li>V<sub>DDQ</sub> (max)</li> <li>V<sub>REF</sub>, V<sub>CM</sub> (max)</li> <li>Modified AC Electrical Characteristics (p. 9).</li> <li>-37 t<sub>KHQV</sub></li> <li>Combined 1.5V V<sub>DDQ</sub> AC Test Conditions for V<sub>DD</sub> = 2.5V and</li> <li>Added 1.8V V<sub>DDQ</sub> AC Test Conditions for V<sub>DD</sub> = 2.5V and 3.3°</li> <li>Modified JTAG DC Recommended Operating Conditions (p. 17 I<sub>TOH</sub> Test Condition for V<sub>TOH-2.5</sub> (min) = V<sub>DD</sub> - 0.4V</li> </ol>	V (p.11).
rev 1.2	04/18/01	1. Modified DC Electrical Characteristics (p. 8).         I <sub>DD-4</sub> (max)       640mA to 600mA         Added note 1 stating that average power supply operating current at 250 MHz operation         (I <sub>DD-4</sub> ) is tested with no tester guardband.	
rev 1.3	08/13/01	<ol> <li>Modified DC Electrical Characteristics (p. 8). Removed note 1 stating that average power supply operating current at 250 MHz operation (I<sub>DD-4</sub>) is tested with no tester guardband.</li> <li>Modified AC Electrical Characteristics (p. 9).</li> <li>-28 t<sub>KHQV</sub></li> <li>1.5ns to 1.6ns</li> </ol>	