SONY®

CXK77Q36R160GB / CXK77Q18R160GB

3/33/4

16Mb LW R-R HSTL High Speed Synchronous SRAMs (512K x 36 or 1M x 18)

Preliminary

Description

The CXK77Q36R160GB (organized as 524,288 words by 36 bits) and the CXK77Q18R160GB (organized as 1,048,576 words by 18 bits) are high speed CMOS synchronous static RAMs with common I/O pins. These synchronous SRAMs integrate input registers, high speed RAM, output registers, and a one-deep write buffer onto a single monolithic IC. Register - Register (R-R) read operations and Late Write (LW) write operations are supported, providing a high-performance user interface.

All address and control input signals except \overline{G} (Output Enable) and ZZ (Sleep Mode) are registered on the rising edge of K (Input Clock).

During read operations, output data is driven valid from the rising edge of K, one full clock cycle after the address is registered.

During write operations, input data is registered on the rising edge of K, one full clock cycle after the address is registered.

The output drivers are series terminated, and the output impedance is programmable through an external impedance matching resistor RQ. By connecting RQ between ZQ and V_{SS} , the output impedance of all DQ pins can be precisely controlled.

Sleep (power down) mode control is provided through the asynchronous ZZ input. 333 MHz operation is obtained from a single 2.5V power supply. JTAG boundary scan interface is provided using a subset of IEEE standard 1149.1 protocol.

Features

•	3 Speed Bins	Cycle Time / Access Time
	-3	3.0ns / 1.8ns
	-33	3.3ns / 1.9ns
	-4	4.0ns / 2.0ns

- Single 2.5V power supply (V_{DD}): 2.5V \pm 5%
- Dedicated output supply voltage (V_{DDO}): 1.5V typical
- HSTL-compatible I/O interface with dedicated input reference voltage (V_{RFF}): 0.75V typical
- Register Register (R-R) read operations
- Late Write (LW)
- Full read/write coherency
- Byte Write capability
- · Two cycle deselect
- Differential input clocks (K/\overline{K})
- Asynchronous output enable (\overline{G})
- Programmable impedance output drivers
- Sleep (power down) mode via dedicated mode pin (ZZ)
- JTAG boundary scan (subset of IEEE standard 1149.1)
- 119 pin (7x17), 1.27mm pitch, 14mm x 22mm Ball Grid Array (BGA) package

512K x 36 Pin Assignment (Top View)

	1	2	3	4	5	6	7
A	V _{DDQ}	SA	SA	NC	SA	SA	V _{DDQ}
В	NC	SA	SA	NC	SA	SA	NC
C	NC	SA	SA	V_{DD}	SA	SA	NC
D	DQc	DQc	V _{SS}	ZQ	V _{SS}	DQb	DQb
E	DQc	DQc	V _{SS}	SS	V _{SS}	DQb	DQb
F	V _{DDQ}	DQc	V _{SS}	G	V _{SS}	DQb	V _{DDQ}
G	DQc	DQc	SBW c	NC	SBWb	DQb	DQb
Н	DQc	DQc	V _{SS}	NC	V _{SS}	DQb	DQb
J	V _{DDQ}	V _{DD}	V _{REF}	V _{DD}	V _{REF}	V _{DD}	V _{DDQ}
K	DQd	DQd	V _{SS}	K	V _{SS}	DQa	DQa
L	DQd	DQd	SBW d	K	SBW a	DQa	DQa
M	V _{DDQ}	DQd	V _{SS}	SW	V _{SS}	DQa	V _{DDQ}
N	DQd	DQd	V _{SS}	SA	V _{SS}	DQa	DQa
P	DQd	DQd	V _{SS}	SA	V _{SS}	DQa	DQa
R	NC	SA	M1 ⁽³⁾	V_{DD}	M2 ⁽⁴⁾	SA	NC
T	NC	NC (1)	SA	SA	SA	NC (1)	ZZ
U	V _{DDQ}	TMS	TDI	TCK	TDO	RSVD (2)	V _{DDQ}

Notes:

- 1. Pad Locations 2T and 6T are true no-connects. However, they are defined as SA address inputs in x18 LW SRAMs.
- 2. Pad Location 6U must be left unconnected. It is used by Sony for internal test purposes.
- 3. Pad Location 3R is defined as an M1 mode pin in LW SRAMs. However, it must be tied "low" in this device.
- 4. Pad Location 5R is defined as an M2 mode pin in LW SRAMs. However, it must be tied "high" in this device.

1M x 18 Pin Assignment (Top View)

	1	2	3	4	5	6	7
A	V _{DDQ}	SA	SA	NC	SA	SA	V _{DDQ}
В	NC	SA	SA	NC	SA	SA	NC
C	NC	SA	SA	V _{DD}	SA	SA	NC
D	DQb	NC (1b)	V _{SS}	ZQ	V _{SS}	DQa	NC (1b)
E	NC (1b)	DQb	V _{SS}	SS	V _{SS}	NC (1b)	DQa
F	V _{DDQ}	NC (1b)	V _{SS}	G (6)	V _{SS}	DQa	V _{DDQ}
G	NC (1b)	DQb	SBWb	NC	V _{SS}	NC (1b)	DQa
Н	DQb	NC (1b)	V _{SS}	NC	V _{SS}	DQa	NC (1b)
J	V _{DDQ}	V_{DD}	V_{REF}	V_{DD}	V_{REF}	V_{DD}	V _{DDQ}
K	NC (1b)	DQb	V_{SS}	K	V_{SS}	NC (1b)	DQa
L	DQb	NC (1b)	V	$\overline{\mathbf{K}}$			(11-)
		110	V_{SS}	K	SBWa	DQa	NC (1b)
M	V _{DDQ}	DQb	V _{SS}	SW	SBWa V _{SS}	DQa NC ^(1b)	V _{DDQ}
M N	V _{DDQ}						
		DQb	V _{SS}	SW	V _{SS}	NC ^(1b)	V _{DDQ}
N	DQb	DQb NC ^(1b)	V _{SS}	SW SA	V _{SS}	NC ^(1b) DQa	V _{DDQ} NC ^(1b)
N P	DQb NC ^(1b)	DQb NC ^(1b) DQb	V _{SS} V _{SS}	SW SA SA	V _{SS} V _{SS}	NC ^(1b) DQa NC ^(1b)	V _{DDQ} NC ^(1b) DQa

Notes:

- 1a. Pad Location 4T is a true no-connect. However, it is defined as an SA address input in x36 LW SRAMs.
- 1b. Pad Locations 2D, 7D, 1E, 6E, 2F, 1G, 6G, 2H, 7H, 1K, 6K, 2L, 7L, 6M, 2N, 7N, 1P, and 6P are true no-connects. However, they are defined as DQ data inputs / outputs in x36 LW SRAMs.
- 2. Pad Location 6U must be left unconnected. It is used by Sony for internal test purposes.
- 3. Pad Location 3R is defined as an M1 mode pin in LW SRAMs. However, it must be tied "low" in this device.
- 4. Pad Location 5R is defined as an M2 mode pin in LW SRAMs. However, it must be tied "high" in this device.

Pin Description

Symbol	Type	Description
SA	Input	Synchronous Address Inputs - Registered on the rising edge of K.
DQa, DQb DQc, DQd	I/O	Synchronous Data Inputs / Outputs - Registered on the rising edge of K during write operations. Driven from the rising edge of K during read operations. DQa - indicates Data Byte a DQb - indicates Data Byte b DQc - indicates Data Byte c DQd - indicates Data Byte d
K, \overline{K}	Input	Differential Input Clocks
<u>ss</u>	Input	
SW	Input	Synchronous Global Write Enable Input - Registered on the rising edge of K. $ \frac{\overline{SW}}{\overline{SW}} = 0 \qquad \text{specifies a write operation when } \frac{\overline{SS}}{\overline{SS}} = 0 $ $ \frac{\overline{SW}}{\overline{SW}} = 1 \qquad \text{specifies a read operation when } \frac{\overline{SS}}{\overline{SS}} = 0 $
SBWa, SBWb SBWc, SBWd	Input	Synchronous Byte Write Enable Inputs - Registered on the rising edge of K.
G	Input	Asynchronous Output Enable Input - Deasserted (high) disables the data output drivers.
ZZ	Input	Asynchronous Sleep Mode Input - Asserted (high) forces the SRAM into low-power mode.
M1, M2	Input	Read Operation Protocol Select - These mode pins must be tied "low" and "high" respectively to select Register - Register read operations.
ZQ	Input	Output Impedance Control Resistor Input - This pin must be connected to V_{SS} through an external resistor RQ to program data output driver impedance. See the Programmable Output Driver Impedance section for further information.
V _{DD}		2.5V Core Power Supply - Core supply voltage.
V _{DDQ}		Output Power Supply - Output buffer supply voltage.
V _{REF}		Input Reference Voltage - Input buffer threshold voltage.
V _{SS}		Ground
TCK	Input	JTAG Clock
TMS	Input	JTAG Mode Select
TDI	Input	JTAG Data In
TDO	Output	JTAG Data Out
RSVD		Reserved - This pin is used for Sony test purposes only. It must be left unconnected.
NC		No Connect - These pins are true no-connects, i.e. there is no internal chip connection to these pins. They can be left unconnected or tied directly to V_{DD} , V_{DDQ} , or V_{SS} .

•Clock Truth Table

K	ZZ	\overline{SS} (t_n)	\overline{SW} (t_n)	$\overline{SBW}x$ (t_n)	\overline{G}	Operation	DQ (t _n)	$\begin{array}{c} DQ \\ (t_{n+1}) \end{array}$
X	Н	X	X	X	X	Sleep (Power Down) Mode	Hi - Z	Hi - Z
L→H	L	Н	X	X	X	Deselect	X	Hi - Z
L→H	L	L	Н	X	Н	Read	Hi - Z	Hi - Z
L→H	L	L	Н	X	L	Read	X	Q(t _n)
L→H	L	L	L	L	X	Write All Bytes	X	D(t _n)
L→H	L	L	L	X	X	Write Bytes With $\overline{SBW}x = L$	X	D(t _n)
L→H	L	L	L	Н	X	Abort Write	X	Hi - Z

•Sleep (Power Down) Mode

Sleep (power down) mode is provided through the asynchronous input signal ZZ. When ZZ is asserted (high), the output drivers will go to a Hi-Z state, and the SRAM will begin to draw standby current. Contents of the memory array will be preserved. An enable time (t_{ZZE}) must be met before the SRAM is guaranteed to be in sleep mode, and a recovery time (t_{ZZR}) must be met before the SRAM can resume normal operation.

•Programmable Impedance Output Drivers

These devices have programmable impedance output drivers. The output impedance is controlled by an external resistor, RQ, connected between the SRAM's ZQ pin and V_{SS} , and is equal to one-fifth the value of this resistor, nominally. See the DC Electrical Characteristics section for further information.

The output impedance is updated whenever the output drivers are in a Hi-Z state. Consequently, impedance updates will occur during write and deselect operations, and when \overline{G} is deasserted (high) (see **Note 1** below). At power up, 8192 clock cycles followed by an impedance update via one of the three methods described above are required to ensure that the output impedance has reached the desired value. After power up, periodic impedance updates via one of the three methods described above are also required to ensure that the output impedance remains within specified tolerances.

Note 1: In order to allow the SRAM sufficient time to update the output impedance when \overline{G} is deasserted (high), \overline{G} must meet setup and hold times with respect to K clock. See the AC Electrical Characteristics sections for further information.

Power-Up Sequence

For reliability purposes, Sony recommends that power supplies power up in the following sequence: V_{SS} , V_{DD} , V_{DDQ} , V_{REF} , and Inputs. V_{DDQ} should never exceed V_{DD} . If this power supply sequence cannot be met, a large bypass diode may be required between V_{DD} and V_{DDQ} . Please contact Sony Memory Application Department for further information.

ullet Absolute Maximum Ratings $^{(1)}$

Item	Symbol	Rating	Units
Supply Voltage	V_{DD}	-0.5 to +3.0	V
Output Supply Voltage	V _{DDQ}	-0.5 to +2.3	V
Input Voltage (Address, Control, Data, Clock)	V _{IN}	-0.5 to V _{DDQ} + 0.5 (2.3V max.)	V
Input Voltage (M1, M2)	V _{MIN}	-0.5 to V _{DD} + 0.5 (3.0V max.)	V
Input Voltage (TCK, TMS, TDI))	V _{TIN}	$-0.5 \text{ to V}_{DD} + 0.5 (3.0 \text{V max.})$	V
Operating Temperature	T _A	0 to 85	°C
Junction Temperature	T_{J}	0 to 110	°C
Storage Temperature	T _{STG}	-55 to 150	°C

⁽¹⁾ Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions other than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

•BGA Package Thermal Characteristics

Item	Symbol	Rating	Units
Junction to Case Temperature	$\Theta_{ m JC}$	1.0	°C/W

•I/O Capacitance

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Item		Symbol Test conditions		Min	Max	Units
	Address	C_{ADDR}	$V_{IN} = 0V$		4.2	pF
Input Capacitance	Control	C _{CTRL}	$V_{IN} = 0V$		4.2	pF
	Clock	C_{CLK}	$V_{IN} = 0V$		3.5	pF
Output Capacitance	Data	C _{DATA}	$V_{OUT} = 0V$		4.8	pF

Note: These parameters are sampled and are not 100% tested.

•DC Recommended Operating Conditions

 $(V_{SS} = 0V, T_A = 0 \text{ to } 85^{\circ}C)$

Item	Symbol	Min	Тур	Max	Units	Notes
Supply Voltage	V_{DD}	2.37	2.5	2.63	V	
Output Supply Voltage	V _{DDQ}	1.4	1.5	1.6	V	
Input Reference Voltage	V _{REF}	0.65	0.75	0.85	V	1
Input High Voltage (Address, Control, Data)	V _{IH}	V _{REF} + 0.1		$V_{DDQ} + 0.3$	V	2
Input Low Voltage (Address, Control, Data)	$V_{\rm IL}$	-0.3		V _{REF} - 0.1	V	3
Input High Voltage (M1, M2)	V_{MIH}	1.1		$V_{DD} + 0.3$	V	
Input Low Voltage (M1, M2)	V _{MIL}	-0.3		0.4	V	
Clock Input Signal Voltage	V _{KIN}	-0.3		$V_{DDQ} + 0.3$	V	
Clock Input Differential Voltage	V_{DIF}	0.2		$V_{\rm DDQ} + 0.6$	V	
Clock Input Common Mode Voltage	V_{CM}	0.65	0.75	0.85	V	

^{1.} The peak-to-peak AC component superimposed on $V_{\mbox{\scriptsize REF}}$ may not exceed 5% of the DC component.

^{2.} V_{IH} (max) $AC = V_{DDQ} + 0.75V$ for pulse widths less than one-quarter of the cycle time ($t_{CYC}/4$).

^{3.} V_{IL} (min) AC = -0.75V for pulse widths less than one-quarter of the cycle time ($t_{CYC}/4$).

•DC Electrical Characteristics

$$(V_{DD} = 2.5V \pm 5\%, V_{SS} = 0V, T_A = 0 \text{ to } 85^{\circ}\text{C})$$

Item	Symbol	Test Conditions	Min	Тур	Max	Units	Notes
Input Leakage Current (Address, Control, Clock)	I_{LI}	$V_{IN} = V_{SS}$ to V_{DDQ}	-5		5	uA	
Input Leakage Current (M1, M2)	I_{MLI}	$V_{MIN} = V_{SS}$ to V_{DD}	-10		10	uA	
Input Leakage Current (Data)	I _{DLI}	$V_{DIN} = V_{SS}$ to V_{DDQ} $\overline{G} = V_{IH}$	-10		10	uA	
Average Power Supply Operating Current (x36)	I _{DD}	$I_{OUT} = 0 \text{ mA}$ $\overline{SS} = V_{IL}, ZZ = V_{IL}$ $tCYC = 275 \text{ MHz}$			650	mA	
Average Power Supply Operating Current (x18)	I _{DD}	$I_{OUT} = 0 \text{ mA}$ $\overline{SS} = V_{IL}, ZZ = V_{IL}$ $tCYC = 275 \text{ MHz}$			600	mA	
Power Supply Standby Current	I_{SB}	$I_{OUT} = 0 \text{ mA}$ $ZZ = V_{IH}$			200	mA	1
Output High Voltage	V _{OH}	$I_{OH} = -6.0 \text{ mA}$ $RQ = 250\Omega$	V _{DDQ} -0.4			V	
Output Low Voltage	V _{OL}	$I_{OL} = 6.0 \text{ mA}$ $RQ = 250\Omega$			0.4	V	
		$V_{OH}, V_{OL} = V_{DDQ}/2$ $RQ < 150\Omega$			33 (30*1.1)	Ω	2,4
Output Driver Impedance	R _{OUT}	$V_{OH}, V_{OL} = V_{DDQ}/2$ $150\Omega \le RQ \le 300\Omega$	(RQ/5)* 0.9	RQ/5	(RQ/5)* 1.1	Ω	4
		$V_{OH}, V_{OL} = V_{DDQ}/2$ $RQ > 300\Omega$	54 (60*0.9)			Ω	3,4

^{1.} This parameter is guaranteed at $T_A = 0$ to $55^{\rm o}{\rm C}$.

^{2.} For maximum output drive (i.e. minimum impedance), the ZQ pin can be tied directly to V_{SS} .

^{3.} For minimum output drive (i.e. maximum impedance), the ZQ pin can be left unconnected or tied to V_{DDO} .

^{4.} This parameter is guaranteed by design through extensive corner lot characterization.

•AC Electrical Characteristics

Parameter	Symbol	-	3	-3	33	-	4	Units	Notes
Farameter	Syllibol	Min	Max	Min	Max	Min	Max	Omts	rvotes
K Cycle Time	t _{KHKH}	3.0		3.3		4.0		ns	
K Clock High Pulse Width	t _{KHKL}	1.2		1.3		1.5		ns	
K Clock Low Pulse Width	t _{KLKH}	1.2		1.3		1.5		ns	
Address / Late Select Setup Time	t _{AVKH}	0.5		0.5		0.5		ns	
Address / Late Select Hold Time	t _{KHAX}	0.5		0.5		0.5		ns	
Write Enables Setup Time	t _{WVKH}	0.5		0.5		0.5		ns	
Write Enables Hold Time	t _{KHWX}	0.5		0.5		0.5		ns	
Synchronous Select Setup Time	t _{SVKH}	0.5		0.5		0.5		ns	
Synchronous Select Hold Time	t _{KHSX}	0.5		0.5		0.5		ns	
Output Enable Setup Time	t _{GVKH}	0.5		0.5		0.5		ns	1,2
Output Enable Hold Time	t _{KHGX}	1.0		1.0		1.0		ns	1,2
Data Input Setup Time	t _{DVKH}	0.5		0.5		0.5		ns	
Data Input Hold Time	t _{KHDX}	0.5		0.5		0.5		ns	
K Clock High to Output Valid	t _{KHQV}		1.8		1.9		2.0	ns	
K Clock High to Output Hold	t _{KHQX}	0.7		0.7		0.7		ns	2
K Clock High to Output Low-Z	t _{KHQX1}	0.7		0.7		0.7		ns	2,3
K Clock High to Output High-Z	t _{KHQZ}	0.7	1.8	0.7	1.9	0.7	2.0	ns	2,3
Output Enable Low to Output Valid	t _{GLQV}		1.8		1.9		2.0	ns	
Output Enable Low to Output Low-Z	t_{GLQX}	0.3		0.3		0.3		ns	2,3
Output Enable High to Output High-Z	t _{GHQZ}		1.8		1.9		2.0	ns	2,3
Sleep Mode Enable Time	t _{ZZE}		15		15		15	ns	2
Sleep Mode Recovery Time	t _{ZZR}	20		20		20		ns	2

All parameters are specified over the range $T_A = 0$ to 85° C.

All parameters are measured from the mid-point of the object signal to the mid-point of the reference signal, unless otherwise noted.


- 1. These parameters apply only when deasserting \overline{G} (high) in order to induce output impedance updates.
- 2. These parameters are sampled and are not 100% tested.
- 3. These parameters are measured at $\pm\,50\text{mV}$ from steady state voltage.

•AC Test Conditions

$$(V_{DD}$$
 = 2.5V ± 5%, V_{DDQ} = 1.5V ± 0.1V, T_A = 0 to 85°C)


Item	Symbol	Conditions	Units	Notes
Input Reference Voltage	V _{REF}	0.75	V	
Input High Level	V _{IH}	1.25	V	
Input Low Level	V _{IL}	0.25	V	
Input Rise & Fall Time		2.0	V/ns	
Input Reference Level		0.75	V	
Clock Input High Voltage	V _{KIH}	1.25	V	$V_{\rm DIF} = 1.0 V$
Clock Input Low Voltage	V _{KIL}	0.25	V	$V_{\rm DIF} = 1.0V$
Clock Input Common Mode Voltage	V_{CM}	0.75	V	
Clock Input Rise & Fall Time		2.0	V/ns	
Clock Input Reference Level		K/K cross	V	
Output Reference Level		0.75	V	
Output Load Conditions		$RQ = 250\Omega$		See Figure 1 below

Figure 1: AC Test Output Load $(V_{DDO} = 1.5V)$



Timing Diagram of Read-Write-Read Operations Synchronously Controlled via \overline{SS} and Deselect Operations (\overline{G} = Low)


Figure 2



Note: In the diagram above, two Deselect operations are inserted between Read and Write operations to control the data bus transition from output to input. This depiction is for clarity purposes only. It is NOT a requirement. Depending on the application, one Deselect operation may be sufficient.

Timing Diagram of Read-Write-Read Operations Asynchronously Controlled via \overline{G} and Dummy Read Operations (\overline{SS} = Low)






Note: In the diagram above, two Dummy Read operations are inserted between Read and Write operations to control the data bus transition from output to input. This depiction is for clarity purposes only. It is NOT a requirement. Depending on the application, one Dummy Read operation may be sufficient.

Timing Diagram of Sleep (Power-Down) Mode Operation Asynchronously Controlled via ZZ





- Note 1: This can be ANY valid operation. The depiction of a Read operation here is provided only as an example.
- Note 2: Before ZZ is asserted, at least two (2) Deselect operations must be initiated after the last Read or Write operation is initiated, in order to ensure the successful completion of the last Read or Write operation.
- Note 3: While ZZ is asserted, all of the SRAM's address, control, data, and clock inputs are ignored.
- Note 4: After ZZ is deasserted, Deselect operations must be initiated until the specified recovery time (t_{ZZR}) has been met. Read and Write operations may NOT be initiated during this time.
- Note 5: This can be ANY valid operation. The depiction of a Read operation here is provided only as an example.

•Test Mode Description

These devices provide a JTAG Test Access Port (TAP) and Boundary Scan interface using a limited set of IEEE std. 1149.1 functions. This test mode is intended to provide a mechanism for testing the interconnect between master (processor, controller, etc.), SRAMs, other components, and the printed circuit board.

In conformance with a subset of IEEE std. 1149.1, these devices contain a TAP Controller and four TAP Registers. The TAP Registers consist of one Instruction Register and three Data Registers (ID, Bypass, and Boundary Scan Registers).

The TAP consists of the following four signals:

TCK: Test Clock Induces (clocks) TAP Controller state transitions.

TMS: Test Mode Select Inputs commands to the TAP Controller. Sampled on the rising edge of TCK.
 TDI: Test Data In Inputs data serially to the TAP Registers. Sampled on the rising edge of TCK.
 TDO: Test Data Out Outputs data serially from the TAP Registers. Driven from the falling edge of TCK.

Disabling the TAP

When JTAG is not used, TCK should be tied "low" to prevent clocking the SRAM. TMS and TDI should either be tied "high" through a pull-up resistor or left unconnected. TDO should be left unconnected.

Note: Operation of the TAP does not interfere with normal SRAM operation except when the SAMPLE-Z instruction is selected. Consequently, TCK, TMS, and TDI can be controlled any number of ways without adversely affecting the functionality of the device.

JTAG DC Recommended Operating Conditions

$$(V_{DD} = 2.5V \pm 5\%, T_A = 0 \text{ to } 85^{\circ}C)$$

Parameter	Symbol	Test Conditions	Min	Max	Units
JTAG Input High Voltage	V_{TIH}		1.4	$V_{DD} + 0.3$	V
JTAG Input Low Voltage	V_{TIL}		-0.3	0.8	V
JTAG Output High Voltage (CMOS)	V_{TOH}	$I_{TOH} = -100uA$	V _{DD} - 0.1		V
JTAG Output Low Voltage (CMOS)	V _{TOL}	$I_{TOL} = 100uA$		0.1	V
JTAG Output High Voltage (TTL)	V_{TOH}	$I_{TOH} = -8.0 \text{mA}$	V _{DD} - 0.4		V
JTAG Output Low Voltage (TTL)	V _{TOL}	$I_{TOL} = 8.0 \text{mA}$		0.4	V
JTAG Input Leakage Current	I _{TLI}	$V_{TIN} = V_{SS}$ to V_{DD}	-10	10	uA

JTAG AC Test Conditions

$$(V_{DD} = 2.5V \pm 5\%T_A = 0 \text{ to } 85^{\circ}C)$$


Parameter	Symbol	Conditions	Units	Notes
JTAG Input High Level	V_{TIH}	3.0	V	
JTAG Input Low Level	V _{TIL}	0.0	V	
JTAG Input Rise & Fall Time		1.0	V/ns	
JTAG Input Reference Level		1.5	V	
JTAG Output Reference Level		1.5	V	
JTAG Output Load Condition				See Fig.1 (page 10)

JTAG AC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	t _{THTH}	100		ns
TCK High Pulse Width	t _{THTL}	40		ns
TCK Low Pulse Width	t _{TLTH}	40		ns
TMS Setup Time	t _{MVTH}	10		ns
TMS Hold TIme	t _{THMX}	10		ns
TDI Setup Time	t _{DVTH}	10		ns
TDI Hold TIme	t _{THDX}	10		ns
TCK Low to TDO Valid	t _{TLQV}		20	ns
TCK Low to TDO Hold	t _{TLQX}	0		ns

JTAG Timing Diagram

Figure 5



TAP Registers

TAP Registers are serial shift registers that capture serial input data (from TDI) on the rising edge of TCK, and drive serial output data (to TDO) on the subsequent falling edge of TCK. They are divided into two groups: "Instruction Registers", of which there is one- the Instruction Register, and "Data Registers", of which there are three - the ID Register, the Bypass Register, and the Boundary Scan Register. Individual TAP registers are "selected" (inserted between TDI and TDO) when the appropriate sequence of commands is given to the TAP Controller.

Instruction Register (3 bits)

The Instruction Register stores the instructions that are executed by the TAP Controller when the TAP Controller is in the "Run-Test / Idle" state, or in any of the various "Data Register" states. It is loaded with the IDCODE instruction at power-up, or when the TAP Controller is in the "Test-Logic Reset" state or the "Capture-IR" state. It is inserted between TDI and TDO when the TAP Controller is in the "Shift-IR" state, at which time it can be loaded with a new instruction. However, newly loaded instructions are not executed by the TAP Controller until the TAP Controller has reached the "Update-IR" state.

The Instruction Register is 3 bits wide, and is encoded as follows:

Code (2:0)	Instruction	Description
000	BYPASS	Inserts the Bypass Register between TDI and TDO.
001	IDCODE	Inserts the ID Register between TDI and TDO.
010	SAMPLE-Z	Captures the SRAM's I/O ring contents in the Boundary Scan Register. Inserts the Boundary Scan Register between TDI and TDO. Disables the SRAM's data output drivers.
011	BYPASS	Inserts the Bypass Register between TDI and TDO.
100	SAMPLE	Captures the SRAM's I/O ring contents in the Boundary Scan Register. Inserts the Boundary Scan Register between TDI and TDO.
101	PRIVATE	Do not use. Reserved for manufacturer use only.
110	BYPASS	Inserts the Bypass Register between TDI and TDO.
111	BYPASS	Inserts the Bypass Register between TDI and TDO.

Bit 0 is the LSB of the Instruction Register, and Bit 2 is the MSB. When the Instruction Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.

ID Register (32 bits)

The ID Register is loaded with a predetermined device- and manufacturer-specific identification code when the IDCODE instruction has been loaded into the Instruction Register and the TAP Controller is in the "Capture-DR" state. It is inserted between TDI and TDO when the IDCODE instruction has been loaded into the Instruction Register and the TAP Controller is in the "Shift-DR" state.

The ID Register is 32 bits wide, and is encoded as follows:

Device	Revision Number (31:28)	Part Number (27:12)	Sony ID (11:1)	Start Bit (0)
512K x 36	xxxx	0000 0000 0100 1010	0000 1110 001	1
1M x 18	xxxx	0000 0000 0100 1011	0000 1110 001	1

Bit 0 is the LSB of the ID Register, and Bit 31 is the MSB. When the ID Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.

Bypass Register (1 bit)

The Bypass Register is one bit wide, and provides the minimum length serial path between TDI and TDO. It is loaded with a logic "0" when the BYPASS instruction has been loaded in the the Instruction Register and the TAP Controller is in the "Capture-DR" state. It is inserted between TDI and TDO when the BYPASS instruction has been loaded into the Instruction Register and the TAP Controller is in the "Shift-DR" state.

Boundary Scan Register (70 bits for x36, 51 bits for x18)

The Boundary Scan Register is equal in length to the number of active signal connections to the SRAM (excluding the TAP pins) plus a number of place holder locations reserved for density and/or functional upgrades. The Boundary Scan Register is loaded with the contents of the SRAM's I/O ring when the SAMPLE or SAMPLE-Z instruction has been loaded into the Instruction Register and the TAP Controller is in the "Capture-DR" state. It is inserted between TDI and TDO when the SAMPLE or SAMPLE-Z instruction has been loaded into the Instruction Register and the TAP Controller is in the "Shift-DR" state.

The Boundary Scan Register contains the following bits:

512K x 36		1M x 18		
DQ	36	DQ	18	
SA	19	SA	20	
K, \overline{K}	2	K, \overline{K}	2	
\overline{SS} , \overline{SW} , \overline{SBW} x	6	$\overline{SS}, \overline{SW}, \overline{SBW}x$	4	
G, ZZ	2	G, ZZ	2	
M1, M2	2	M1, M2	2	
ZQ	1	ZQ	1	
Place Holder	2	Place Holder	2	

For deterministic results, all signals composing the SRAM's I/O ring must meet setup and hold times with respect to TCK (same as TDI and TMS) when sampled.

 K/\overline{K} are connected to a differential input receiver that generates a single-ended input clock signal to the device. Therefore, in order to capture specific values for these signals in the Boundary Scan Register, these signals must be at opposite logic levels when sampled.

Place Holders are required for some NC pins to allow for future density and/or functional upgrades. They are connected to V_{SS} internally, regardless of pin connection externally.

The Boundary Scan Order Assignment tables that follows depict the order in which the bits from the table above are arranged in the Boundary Scan Register. In each notation, Bit 1 is the LSB bit of the register. When the Boundary Scan Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.

Boundary Scan Register Bit Order Assignment (By Exit Sequence)

512K x 36

1M x 18

1 M2 5R 36 SA 3B 2 SA 4P 37 SA 2B 3 SA 4T 38 SA 3A 4 SA 6R 39 SA 3C 5 SA 5T 40 SA 2C 6 ZZ 7T 41 SA 2A 7 DQa 6P 42 DQc 2D 8 DQa 7P 43 DQc 1D 9 DQa 6N 44 DQc 2E 10 DQa 7N 45 DQc 1E 11 DQa 6M 46 DQc 2F 12 DQa 6L 47 DQc 2G 13 DQa 7L 48 DQc 1G 14 DQa 6K 49 DQc 2H 15 DQa 7K 50					~	- 4
2 SA 4P 37 SA 2B 3 SA 4T 38 SA 3A 4 SA 6R 39 SA 3C 5 SA 5T 40 SA 2C 6 ZZ 7T 41 SA 2A 7 DQa 6P 42 DQc 2D 8 DQa 7P 43 DQc 1D 9 DQa 6N 44 DQc 2E 10 DQa 6N 44 DQc 2E 10 DQa 6M 46 DQc 2F 11 DQa 6M 46 DQc 2F 12 DQa 6L 47 DQc 2G 13 DQa 7L 48 DQc 1G 14 DQa 6K 49 DQc 2H 15 DQa 7K 50 <td>Bit</td> <td>Signal</td> <td>Pad</td> <td>Bit</td> <td>Signal</td> <td>Pad</td>	Bit	Signal	Pad	Bit	Signal	Pad
3 SA 4T 38 SA 3A 4 SA 6R 39 SA 3C 5 SA 5T 40 SA 2C 6 ZZ 7T 41 SA 2A 7 DQa 6P 42 DQc 2D 8 DQa 7P 43 DQc 1D 9 DQa 6N 44 DQc 2E 10 DQa 6N 44 DQc 1E 11 DQa 6M 46 DQc 1E 11 DQa 6M 46 DQc 2F 12 DQa 6L 47 DQc 2G 13 DQa 7L 48 DQc 1G 14 DQa 6K 49 DQc 2H 15 DQa 7K 50 DQc 1H 16 SBWa 5L 51	1	M2	5R	36	SA	3B
4 SA 6R 39 SA 3C 5 SA 5T 40 SA 2C 6 ZZ 7T 41 SA 2A 7 DQa 6P 42 DQc 2D 8 DQa 7P 43 DQc 1D 9 DQa 6N 44 DQc 2E 10 DQa 6N 44 DQc 2E 10 DQa 6M 46 DQc 1E 11 DQa 6M 46 DQc 2F 12 DQa 6L 47 DQc 2G 13 DQa 7L 48 DQc 1G 14 DQa 6K 49 DQc 2H 15 DQa 7K 50 DQc 1H 16 \$\overline{BWa} 5L 51 \$\overline{BWc} 3G 17 \$\overline{K} <td>2</td> <td>SA</td> <td>4P</td> <td>37</td> <td>SA</td> <td>2B</td>	2	SA	4P	37	SA	2B
5 SA 5T 40 SA 2C 6 ZZ 7T 41 SA 2A 7 DQa 6P 42 DQc 2D 8 DQa 7P 43 DQc 1D 9 DQa 6N 44 DQc 2E 10 DQa 6N 44 DQc 2E 10 DQa 6M 46 DQc 2F 11 DQa 6M 46 DQc 2F 12 DQa 6L 47 DQc 2G 13 DQa 7L 48 DQc 1G 14 DQa 6K 49 DQc 2H 15 DQa 7K 50 DQc 1H 16 \$\overline{BWa} 5L 51 \$\overline{BWc} 3G 17 \$\overline{K} 4L 52 ZQ 4D 18 K <td>3</td> <td>SA</td> <td>4T</td> <td>38</td> <td>SA</td> <td>3A</td>	3	SA	4T	38	SA	3A
6 ZZ 7T 41 SA 2A 7 DQa 6P 42 DQc 2D 8 DQa 7P 43 DQc 1D 9 DQa 6N 44 DQc 2E 10 DQa 6N 44 DQc 2E 10 DQa 6N 44 DQc 1E 11 DQa 6M 46 DQc 2F 12 DQa 6L 47 DQc 2G 13 DQa 7L 48 DQc 1G 14 DQa 6K 49 DQc 2H 15 DQa 7K 50 DQc 1H 16 SBWa 5L 51 SBWc 3G 17 K 4L 52 ZQ 4D 18 K 4K 53 SS 4E 19 G 4F	4	SA	6R	39	SA	3C
7 DQa 6P 42 DQc 2D 8 DQa 7P 43 DQc 1D 9 DQa 6N 44 DQc 2E 10 DQa 6N 44 DQc 2E 10 DQa 6M 46 DQc 2F 11 DQa 6M 46 DQc 2F 12 DQa 6L 47 DQc 2G 13 DQa 7L 48 DQc 1G 14 DQa 6K 49 DQc 2H 15 DQa 7K 50 DQc 1H 16 \$\overline{BWa}\$ 5L 51 \$\overline{BWc}\$ 3G 17 \$\overline{K}\$ 4L 52 ZQ 4D 18 K 4K 53 \$\overline{S\overline{S}}\$ 4E 19 \$\overline{G}\$ 4F 54 NC (1) 4G	5	SA	5T	40	SA	2C
8 DQa 7P 43 DQc 1D 9 DQa 6N 44 DQc 2E 10 DQa 7N 45 DQc 1E 11 DQa 6M 46 DQc 2F 12 DQa 6L 47 DQc 2G 13 DQa 7L 48 DQc 1G 14 DQa 6K 49 DQc 2H 15 DQa 7K 50 DQc 1H 16 \$\overline{BW}a\$ 5L 51 \$\overline{BW}c 3G 17 \$\overline{K}\$ 4L 52 ZQ 4D 18 \$K 4K 53 \$\overline{SBW}c 3G 17 \$\overline{K}\$ 4L 52 ZQ 4D 18 \$K 4K 53 \$\overline{SBW}c 3G 19 \$\overline{G}\$ 4F 54 NC (1) 4G	6	ZZ	7T	41	SA	2A
9 DQa 6N 44 DQc 2E 10 DQa 7N 45 DQc 1E 11 DQa 6M 46 DQc 2F 12 DQa 6L 47 DQc 2G 13 DQa 7L 48 DQc 1G 14 DQa 6K 49 DQc 2H 15 DQa 7K 50 DQc 1H 16 \$\overline{SBWa}\$ 5L 51 \$\overline{SBWc}\$ 3G 17 \$\overline{K}\$ 4L 52 ZQ 4D 18 \$K 4K 53 \$\overline{SS}\$ 4E 19 \$\overline{G}\$ 4F 54 NC (1) 4G 20 \$\overline{SBWb}\$ 5G 55 NC (1) 4H 21 DQb 7H 56 \$\overline{SW}\$ 3L 22 DQb 6H 57 \$\overline{SBWd}\$<	7	DQa	6P	42	DQc	2D
10 DQa 7N 45 DQc 1E 11 DQa 6M 46 DQc 2F 12 DQa 6L 47 DQc 2G 13 DQa 7L 48 DQc 1G 14 DQa 6K 49 DQc 2H 15 DQa 7K 50 DQc 1H 16 \$\overline{SBWa}\$ 5L 51 \$\overline{SBWc}\$ 3G 17 \$\overline{K}\$ 4L 52 ZQ 4D 18 \$K 4K 53 \$\overline{SS}\$ 4E 19 \$\overline{G}\$ 4F 54 NC (1) 4G 20 \$\overline{SBWb}\$ 5G 55 NC (1) 4G 20 \$\overline{SBWb}\$ 5G 55 NC (1) 4H 21 DQb 7H 56 \$\overline{SW}\$ 3L 22 DQb 6H 57	8	DQa	7P	43	DQc	1D
11 DQa 6M 46 DQc 2F 12 DQa 6L 47 DQc 2G 13 DQa 7L 48 DQc 1G 14 DQa 6K 49 DQc 2H 15 DQa 7K 50 DQc 1H 16 SBWa 5L 51 SBWc 3G 17 K 4L 52 ZQ 4D 18 K 4K 53 SS 4E 19 G 4F 54 NC (1) 4G 20 SBWb 5G 55 NC (1) 4H 21 DQb 7H 56 SW 4M 22 DQb 6H 57 SBWd 3L 22 DQb 6G 59 DQd 1K 24 DQb 6G 59 DQd 2K 25 DQb 6F	9	DQa	6N	44	DQc	2E
12 DQa 6L 47 DQc 2G 13 DQa 7L 48 DQc 1G 14 DQa 6K 49 DQc 2H 15 DQa 7K 50 DQc 1H 16 \$\overline{SBW}a\$ 5L 51 \$\overline{SBW}c\$ 3G 17 \$\overline{K}\$ 4L 52 ZQ 4D 18 \$K 4K 53 \$\overline{SS}\$ 4E 19 \$\overline{G}\$ 4F 54 NC (1) 4G 20 \$\overline{SBW}b\$ 5G 55 NC (1) 4H 21 DQb 7H 56 \$\overline{SW}\$ 4M 22 DQb 6H 57 \$\overline{SBW}d\$ 3L 22 DQb 6G 59 DQd 1K 24 DQb 6G 59 DQd 2K 25 DQb 6F 60 DQd	10	DQa	7N	45	DQc	1E
13 DQa 7L 48 DQc 1G 14 DQa 6K 49 DQc 2H 15 DQa 7K 50 DQc 1H 16 \$\overline{SBW}a\$ 5L 51 \$\overline{SBW}c\$ 3G 17 \$\overline{K}\$ 4L 52 ZQ 4D 18 \$K\$ 4K 53 \$\overline{SS}\$ 4E 19 \$\overline{G}\$ 4F 54 NC (1) 4G 20 \$\overline{SBW}b\$ 5G 55 NC (1) 4H 21 DQb 7H 56 \$\overline{SW}\$ 4M 22 DQb 6H 57 \$\overline{SBW}d 3L 22 DQb 6G 59 DQd 2K 24 DQb 6G 59 DQd 2K 25 DQb 6F 60 DQd 1L 26 DQb 7E 61 DQd	11	DQa	6M	46	DQc	2F
14 DQa 6K 49 DQc 2H 15 DQa 7K 50 DQc 1H 16 \$\overline{SBW}a\$ 5L 51 \$\overline{SBW}c\$ 3G 17 \$\overline{K}\$ 4L 52 ZQ 4D 18 \$K\$ 4K 53 \$\overline{SS}\$ 4E 19 \$\overline{G}\$ 4F 54 NC (1) 4G 20 \$\overline{SBW}b\$ 5G 55 NC (1) 4G 20 \$\overline{SBW}b\$ 5G 55 NC (1) 4G 20 \$\overline{SBW}b\$ 5G 55 NC (1) 4G 21 DQb 7H 56 \$\overline{SW}\$ 4M 22 DQb 6H 57 \$\overline{SBW}d\$ 3L 22 DQb 6G 59 DQd 1K 24 DQb 6F 60 DQd 2K 25 DQb 7E	12	DQa	6L	47	DQc	2G
15 DQa 7K 50 DQc 1H 16 \$\overline{SBWa}\$ 5L 51 \$\overline{SBWc}\$ 3G 17 \$\overline{K}\$ 4L 52 \$\overline{ZQ}\$ 4D 18 \$K\$ 4K 53 \$\overline{SS}\$ 4E 19 \$\overline{G}\$ 4F 54 \$\text{NC}^{(1)}\$ 4G 20 \$\overline{SBWb}\$ 5G 55 \$\text{NC}^{(1)}\$ 4H 20 \$\overline{SBWb}\$ 5G 55 \$\text{NC}^{(1)}\$ 4H 20 \$\overline{SBWb}\$ 5G 55 \$\text{NC}^{(1)}\$ 4H 21 \$\overline{DQb}\$ 6H 57 \$\overline{SBWd}\$ 3L 22 \$\overline{DQb}\$ 6H 57 \$\overline{SBWd}\$ 3L 22 \$\overline{DQb}\$ 6G 59 \$\overline{DQd}\$ 2K 25 \$\overline{DQb}\$ 6F 60 \$\overline{DQd}\$ 2L 27 \$\overline{DQb}\$ <td< td=""><td>13</td><td>DQa</td><td>7L</td><td>48</td><td>DQc</td><td>1G</td></td<>	13	DQa	7L	48	DQc	1G
16 \$\overline{SBW}a\$ 5L \$51 \$\overline{SBW}c\$ 3G 17 \$\overline{K}\$ 4L \$52 \$ZQ 4D 18 \$K 4K \$53 \$\overline{SS}\$ 4E 19 \$\overline{G}\$ 4F \$54 \$NC^{(1)}\$ 4G 20 \$\overline{SBW}b\$ \$5G \$55 \$NC^{(1)}\$ 4H 21 \$DQb\$ \$7H \$56 \$\overline{SW}\$ 4M 22 \$DQb\$ \$6H \$57 \$\overline{SBW}c\$ 3L 22 \$DQb\$ \$6H \$57 \$\overline{SBW}c\$ 3L 24 \$DQb\$ \$6G \$59 \$DQd 2K 25 \$DQb\$ \$6F \$60 \$DQd 1L 26 \$DQb\$ \$7E \$61 \$DQd 2L 27 \$DQb\$ \$6E \$62 \$DQd 2M 28 \$DQb\$ \$7D \$63 \$DQd 1N 29 <t< td=""><td>14</td><td>DQa</td><td>6K</td><td>49</td><td>DQc</td><td>2H</td></t<>	14	DQa	6K	49	DQc	2H
17 K 4L 52 ZQ 4D 18 K 4K 53 SS 4E 19 G 4F 54 NC (1) 4G 20 SBWb 5G 55 NC (1) 4H 21 DQb 7H 56 SW 4M 22 DQb 6H 57 SBWd 3L 22 DQb 7G 58 DQd 1K 24 DQb 6G 59 DQd 2K 25 DQb 6F 60 DQd 1L 26 DQb 7E 61 DQd 2L 27 DQb 6E 62 DQd 2M 28 DQb 7D 63 DQd 1N 29 DQb 6D 64 DQd 2N 30 SA 6A 65 DQd 1P 31 SA 6C	15	DQa	7K	50	DQc	1H
18 K 4K 53 \$\overline{\subsets}\$S\$ 4E 19 \$\overline{\subsets}\$G\$ 4F 54 NC (1) 4G 20 \$\overline{\subsets}\$BWb 5G 55 NC (1) 4H 21 \$DQb 7H 56 \$\overline{\subsets}\$W 4M 22 \$DQb 6H 57 \$\overline{\subsets}\$BWd 3L 22 \$DQb 6H 57 \$\overline{\subsets}\$BWd 3L 22 \$DQb 6G 59 \$DQd 1K 24 \$DQb 6G 59 \$DQd 2K 25 \$DQb 6F 60 \$DQd 1L 26 \$DQb 7E 61 \$DQd 2M 27 \$DQb 6E 62 \$DQd 2M 28 \$DQb 7D 63 \$DQd 1N 29 \$DQb 6D 64 \$DQd 2N 30 \$SA 6A <td>16</td> <td>SBWa</td> <td>5L</td> <td>51</td> <td>SBWc</td> <td>3G</td>	16	SBWa	5L	51	SBWc	3G
19 \$\overline{G}\$ 4F 54 NC (1) 4G 20 \$\overline{SBWb}\$ 5G 55 NC (1) 4H 21 \$DQb\$ 7H 56 \$\overline{SW}\$ 4M 22 \$DQb\$ 6H 57 \$\overline{SBWd}\$ 3L 22 \$DQb\$ 6G 58 \$DQd 1K 24 \$DQb\$ 6G 59 \$DQd 2K 25 \$DQb\$ 6F 60 \$DQd 1L 26 \$DQb\$ 7E 61 \$DQd 2L 27 \$DQb\$ 6E 62 \$DQd 2M 28 \$DQb\$ 7D 63 \$DQd 1N 29 \$DQb\$ 6D 64 \$DQd 2N 30 \$SA 6A 65 \$DQd 1P 31 \$SA 6C 66 \$DQd 2P 32 \$SA 5C 67 \$SA 3T </td <td>17</td> <td>K</td> <td>4L</td> <td>52</td> <td>ZQ</td> <td>4D</td>	17	K	4L	52	ZQ	4D
20 \$\overline{SBWb}\$ 5G 55 \$NC^{(1)}\$ 4H 21 \$DQb\$ 7H 56 \$\overline{SW}\$ 4M 22 \$DQb\$ 6H 57 \$\overline{SBWd}\$ 3L 22 \$DQb\$ 7G 58 \$DQd\$ 1K 24 \$DQb\$ 6G 59 \$DQd\$ 2K 25 \$DQb\$ 6F 60 \$DQd\$ 1L 26 \$DQb\$ 7E 61 \$DQd\$ 2L 27 \$DQb\$ 6E 62 \$DQd\$ 2M 28 \$DQb\$ 7D 63 \$DQd\$ 1N 29 \$DQb\$ 6D 64 \$DQd\$ 2N 30 \$SA\$ 6A 65 \$DQd\$ 1P 31 \$SA\$ 6C 66 \$DQd\$ 2P 32 \$SA\$ 5C 67 \$SA\$ 3T 33 \$SA\$ 5A 68 \$SA\$ 2R	18	K	4K	53		4E
21 DQb 7H 56 \$\overline{SW}\$ 4M 22 DQb 6H 57 \$\overline{SBW}\$d 3L 22 DQb 7G 58 DQd 1K 24 DQb 6G 59 DQd 2K 25 DQb 6F 60 DQd 1L 26 DQb 7E 61 DQd 2L 27 DQb 6E 62 DQd 2M 28 DQb 7D 63 DQd 1N 29 DQb 6D 64 DQd 2N 30 SA 6A 65 DQd 1P 31 SA 6C 66 DQd 2P 32 SA 5C 67 SA 3T 33 SA 5A 68 SA 2R	19	G	4F	54		4G
22 DQb 6H 57 \$\overline{SBW}d\$ 3L 22 DQb 7G 58 DQd 1K 24 DQb 6G 59 DQd 2K 25 DQb 6F 60 DQd 1L 26 DQb 7E 61 DQd 2L 27 DQb 6E 62 DQd 2M 28 DQb 7D 63 DQd 1N 29 DQb 6D 64 DQd 2N 30 SA 6A 65 DQd 1P 31 SA 6C 66 DQd 2P 32 SA 5C 67 SA 3T 33 SA 5A 68 SA 2R	20	SBWb	5G	55	NC (1)	4H
22 DQb 7G 58 DQd 1K 24 DQb 6G 59 DQd 2K 25 DQb 6F 60 DQd 1L 26 DQb 7E 61 DQd 2L 27 DQb 6E 62 DQd 2M 28 DQb 7D 63 DQd 1N 29 DQb 6D 64 DQd 2N 30 SA 6A 65 DQd 1P 31 SA 6C 66 DQd 2P 32 SA 5C 67 SA 3T 33 SA 5A 68 SA 2R	21	DQb	7H	56	SW	4M
24 DQb 6G 59 DQd 2K 25 DQb 6F 60 DQd 1L 26 DQb 7E 61 DQd 2L 27 DQb 6E 62 DQd 2M 28 DQb 7D 63 DQd 1N 29 DQb 6D 64 DQd 2N 30 SA 6A 65 DQd 1P 31 SA 6C 66 DQd 2P 32 SA 5C 67 SA 3T 33 SA 5A 68 SA 2R	22	DQb	6H	57	SBWd	3L
25 DQb 6F 60 DQd 1L 26 DQb 7E 61 DQd 2L 27 DQb 6E 62 DQd 2M 28 DQb 7D 63 DQd 1N 29 DQb 6D 64 DQd 2N 30 SA 6A 65 DQd 1P 31 SA 6C 66 DQd 2P 32 SA 5C 67 SA 3T 33 SA 5A 68 SA 2R	22	DQb	7G	58	DQd	1K
26 DQb 7E 61 DQd 2L 27 DQb 6E 62 DQd 2M 28 DQb 7D 63 DQd 1N 29 DQb 6D 64 DQd 2N 30 SA 6A 65 DQd 1P 31 SA 6C 66 DQd 2P 32 SA 5C 67 SA 3T 33 SA 5A 68 SA 2R	24	DQb	6G	59	DQd	2K
27 DQb 6E 62 DQd 2M 28 DQb 7D 63 DQd 1N 29 DQb 6D 64 DQd 2N 30 SA 6A 65 DQd 1P 31 SA 6C 66 DQd 2P 32 SA 5C 67 SA 3T 33 SA 5A 68 SA 2R	25	DQb	6F	60	DQd	1L
28 DQb 7D 63 DQd 1N 29 DQb 6D 64 DQd 2N 30 SA 6A 65 DQd 1P 31 SA 6C 66 DQd 2P 32 SA 5C 67 SA 3T 33 SA 5A 68 SA 2R	26	DQb	7E	61	DQd	2L
29 DQb 6D 64 DQd 2N 30 SA 6A 65 DQd 1P 31 SA 6C 66 DQd 2P 32 SA 5C 67 SA 3T 33 SA 5A 68 SA 2R	27	DQb	6E	62	DQd	2M
30 SA 6A 65 DQd 1P 31 SA 6C 66 DQd 2P 32 SA 5C 67 SA 3T 33 SA 5A 68 SA 2R	28	DQb	7D	63	DQd	1N
31 SA 6C 66 DQd 2P 32 SA 5C 67 SA 3T 33 SA 5A 68 SA 2R	29	DQb	6D	64	DQd	2N
32 SA 5C 67 SA 3T 33 SA 5A 68 SA 2R	30	SA	6A	65	DQd	1P
33 SA 5A 68 SA 2R	31	SA	6C	66	DQd	2P
	32	SA	5C	67	SA	3T
34 SA 6B 69 SA 4N	33	SA	5A	68	SA	2R
	34	SA	6B	69	SA	4N
35 SA 5B 70 M1 3R	35	SA	5B	70	M1	3R

Bit	Signal	Pad	Bit	Signal	Pad
1	M2	5R	36	SBWb	3G
2	SA	6T	37	ZQ	4D
3	SA	4P	38	SS	4E
4	SA	6R	39	NC (1)	4G
5	SA	5T	40	NC (1)	4H
6	ZZ	7T	41	SW	4M
7	DQa	7P	42	DQb	2K
8	DQa	6N	43	DQb	1L
9	DQa	6L	44	DQb	2M
10	DQa	7K	45	DQb	1N
11	SBW a	5L	46	DQb	2P
12	\overline{K}	4L	47	SA	3T
13	K	4K	48	SA	2R
14	G	4F	49	SA	4N
15	DQa	6H	50	SA	2T
16	DQa	7G	51	M1	3R
17	DQa	6F	52		
18	DQa	7E	53		
19	DQa	6D	54		
20	SA	6A	55		
21	SA	6C	56		
22	SA	5C	57		
22	SA	5A	58		
24	SA	6B	59		
25	SA	5B	60		
26	SA	3B	61		
27	SA	2B	62		
28	SA	3A	63		
29	SA	3C	64		
30	SA	2C	65		
31	SA	2A	66		
32	DQb	1D	67		
33	DQb	2E	68		
34	DQb	2G	69		
35	DQb	1H	70		

Note 1: NC pins at pad locations 4G and 4H are connected to V_{SS} internally, regardless of pin connection externally.

TAP Instructions

IDCODE

IDCODE is the default instruction loaded into the Instruction Register at power-up, and when the TAP Controller is in the "Test-Logic Reset" state.

When the IDCODE instruction is selected, a predetermined device- and manufacturer-specific identification code is loaded into the ID Register when the TAP Controller is in the "Capture-DR" state, and the ID Register is inserted between TDI and TDO when the TAP Controller is in the "Shift-DR" state.

Normal SRAM operation is not disrupted when the IDCODE instruction is selected.

BYPASS

When the BYPASS instruction is selected, a logic "0" is loaded into the Bypass Register when the TAP Controller is in the "Capture-DR" state, and the Bypass Register is inserted between TDI and TDO when the TAP Controller is in the "Shift-DR" state.

Normal SRAM operation is not disrupted when the BYPASS instruction is selected.

SAMPLE

When the SAMPLE instruction is selected, the individual logic states of all signals composing the SRAM's I/O ring (see the Boundary Scan Register description for the complete list of signals) are loaded into the Boundary Scan Register when the TAP Controller is in the "Capture-DR" state, and the Boundary Scan Register is inserted between TDI and TDO when the TAP Controller is in the "Shift-DR" state.

Normal SRAM operation is not disrupted when the SAMPLE instruction is selected.

SAMPLE-Z

When the SAMPLE-Z instruction is selected, the individual logic states of all signals composing the SRAM's I/O ring (see the Boundary Scan Register description for the complete list of signals) are loaded into the Boundary Scan Register when the TAP Controller is in the "Capture-DR" state, and the Boundary Scan Register is inserted between TDI and TDO when the TAP Controller is in the "Shift-DR" state.

Additionally, when the SAMPLE-Z instruction is selected, the SRAM's data output drivers are *disabled* (that is, the DQ I/O buffers are forced to an input state).

Consequently, normal SRAM operation is disrupted when the SAMPLE-Z instruction is selected. Read operations initiated while the SAMPLE-Z instruction is selected will fail.

TAP Controller

The TAP Controller is a 16-state state machine that controls access to the various TAP Registers and executes the operations associated with each TAP Instruction. State transitions are controlled by TMS and occur on the rising edge of TCK.


The TAP Controller enters the "Test-Logic Reset" state in one of two ways:

- 1. At power up.
- 2. When a logic "1" is applied to TMS for at least 5 consecutive rising edges of TCK.

The TDI input receiver is sampled only when the TAP Controller is in either the "Shift-IR" state or the "Shift-DR" state. The TDO output driver is active only when the TAP Controller is in either the "Shift-IR" state or the "Shift-DR" state.

TAP Controller State Diagram

Figure 6




•Ordering Information_

Part Number	V _{DD}	I/O Type	Size	Speed (Cycle Time / Access Time)
CXK77Q36R160GB-3	2.5V	HSTL	512K x 36	3.0ns / 1.8ns
CXK77Q36R160GB-33	2.5V	HSTL	512K x 36	3.3ns / 1.9ns
CXK77Q36R160GB-4	2.5V	HSTL	512K x 36	4.0ns / 2.0ns
CXK77Q18R160GB-3	2.5V	HSTL	1M x 18	3.0ns / 1.8ns
CXK77Q18R160GB-33	2.5V	HSTL	1M x 18	3.3ns / 1.9ns
CXK77Q18R160GB-4	2.5V	HSTL	1M x 18	4.0ns / 2.0ns

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

(7x17) 119 Pin BGA Package Dimensions



PRELIMINARY

SONY CODE	BGA-119P-021
EIAJ CODE	BGA119-P-1422
JEDEC CODE	

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
BORAD TREATMENT	COPPER-CLAD LAMINATE
LEAD MATERIAL	SOLDER
PACKAGE MASS	1.3g

•Revision History

Rev.#	Rev. Date	Description of Modification		
rev 0.0	07/25/01	Initial Version		
rev 0.1	08/20/01	Modified DC Electrical Characteristics (p. 8). Added x36 I _{DD} (max) spec Added x18 I _{DD} (max) spec Added I _{SB} (max) spec	$650 \text{mA} \ @ \ 275 \ \text{MHz}$ $600 \text{mA} \ @ \ 275 \ \text{MHz}$ $200 \text{mA} \ \text{at} \ \text{T}_{\text{A}} = 0 \ \text{to} \ 55^{\text{o}}\text{C}$	