SONY[®] ΣRAM

CXK79M72C161GB CXK79M18C161GB CXK79M36C161GB

33/4/44

16Mb 1x1Lp LVCMOS High Speed Synchronous SRAMs (256Kb x 72 or 512Kb x 36 or 1Mb x 18)

Preliminary

Description

The CXK79M72C161GB (organized as 262,144 words by 72 bits), CXK79M36C161GB (organized as 524,288 words by 36 bits), and the CXK79M18C161GB (organized as 1,048,576 words by 18 bits) are high speed CMOS synchronous static RAMs with common I/O pins. They are manufactured in compliance with the JEDEC-standard 209 pin BGA package pinouts defined for SigmaRAMs. They integrate input registers, high speed RAM, output registers, and a two-deep write buffer onto a single monolithic IC. Single Data Rate (SDR) Pipelined (PL) read operations and Late Write (LW) write operations are supported, providing a high-performance user interface. Positive and negative output clocks are provided for applications requiring source-synchronous operation.

All address and control input signals are registered on the rising edge of the CK input clock.

During read operations, output data is driven valid once, from the rising edge of CK, one full cycle after the address and control signals are registered.

During write operations, input data is registered once, on the rising edge of CK, one full cycle after the address and control signals are registered.

Output drivers are series-terminated, and output impedance is selectable via the ZQ control pin. When ZQ is tied "low", the impedance of the SRAM's output drivers is set to $\sim 25\Omega$. When ZQ is tied "high" or left unconnected, the impedance of the SRAM's output drivers is set to $\sim 50\Omega$.

300 MHz operation (300 Mbps) is obtained from a single 1.8V power supply. JTAG boundary scan interface is provided using a subset of IEEE standard 1149.1 protocol.

Features

3 Speed Bins	Cycle Time / Data Access Time
-33	3.3ns / 1.8ns
-4	4.0ns / 2.1ns
-44	4.4ns / 2.3ns

- Single 1.8V power supply (V_{DD}): 1.7V (min) to 1.95V (max)
- Dedicated output supply voltage (V_{DDO}): 1.8V or 1.5V typical
- LVCMOS-compatible I/O interface
- Common I/O
- Single Data Rate (SDR) data transfers
- Pipelined (PL) read operations
- Late Write (LW) write operations
- · Burst capability with internally controlled Linear Burst address sequencing
- · Burst length of two, three, or four, with automatic address wrap
- Full read/write data coherency
- Byte write capability
- Two cycle deselect
- Single-ended input clock (CK)
- Data-referenced output clocks (CQ/ \overline{CQ})
- Selectable output driver impedance via dedicated control pin (ZQ)
- Depth expansion capability (2 or 4 banks) via programmable chip enables (E2, E3, EP2, EP3)
- JTAG boundary scan (subset of IEEE standard 1149.1)
- 209 pin (11x19), 1mm pitch, 14mm x 22mm Ball Grid Array (BGA) package

$SONY \circledast \Sigma RAM \quad CXK79M72C161GB \ / \ CXK79M36C161GB \ / \ CXK79M18C161GB \quad Preliminary$

	1	2	3	4	5	6	7	8	9	10	11
А	DQg	DQg	А	E2	A (16M)	ADV	A (8M)	E3	А	DQb	DQb
В	DQg	DQg	BWc	BWg	NC	$\overline{\mathrm{W}}$	А	$\overline{BW}b$	BWf	DQb	DQb
С	DQg	DQg	BWh	BWd	NC (128M)	E1	NC	BWe	₩a	DQb	DQb
D	DQg	DQg	V _{SS}	NC	NC	MCL	NC	NC	V _{SS}	DQb	DQb
E	DQg	DQc	V _{DDQ}	V _{DDQ}	V _{DD}	V _{DD}	V _{DD}	V _{DDQ}	V _{DDQ}	DQf	DQb
F	DQc	DQc	V _{SS}	V _{SS}	V _{SS}	ZQ	V _{SS}	V _{SS}	V _{SS}	DQf	DQf
G	DQc	DQc	V _{DDQ}	V _{DDQ}	V _{DD}	EP2	V _{DD}	V _{DDQ}	V _{DDQ}	DQf	DQf
Н	DQc	DQc	V _{SS}	V _{SS}	V _{SS}	EP3	V _{SS}	V _{SS}	V _{SS}	DQf	DQf
J	DQc	DQc	V _{DDQ}	V _{DDQ}	V _{DD}	M4	V _{DD}	V _{DDQ}	V _{DDQ}	DQf	DQf
Κ	CQ	\overline{CQ}	СК	NC	V _{SS}	MCL	V _{SS}	NC	NC	\overline{CQ}	CQ
L	DQh	DQh	V _{DDQ}	V _{DDQ}	V _{DD}	M2	V _{DD}	V _{DDQ}	V _{DDQ}	DQa	DQa
М	DQh	DQh	V _{SS}	V _{SS}	V _{SS}	M3	V _{SS}	V _{SS}	V _{SS}	DQa	DQa
Ν	DQh	DQh	V _{DDQ}	V _{DDQ}	V _{DD}	MCH	V _{DD}	V _{DDQ}	V _{DDQ}	DQa	DQa
Р	DQh	DQh	V _{SS}	V _{SS}	V _{SS}	MCL	V _{SS}	V _{SS}	V _{SS}	DQa	DQa
R	DQd	DQh	V _{DDQ}	V _{DDQ}	V _{DD}	V _{DD}	V _{DD}	V _{DDQ}	V _{DDQ}	DQa	DQe
Т	DQd	DQd	V _{SS}	NC	NC	MCL	NC	NC	V _{SS}	DQe	DQe
U	DQd	DQd	NC	А	NC (64M)	А	NC (32M)	А	NC	DQe	DQe
V	DQd	DQd	A (2M)	А	А	A1	А	А	A (4M)	DQe	DQe
W	DQd	DQd	TMS	TDI	А	A0	А	TDO	TCK	DQe	DQe

256Kb x 72 Pin Assignment (Top View)

	1	2	3	4	5	6	7	8	9	10	11
А	NC	NC	А	E2	A (16M)	ADV	A (8M)	E3	А	DQb	DQb
В	NC	NC	BWc	NC	A (x36)	W	А	BWb	NC	DQb	DQb
С	NC	NC	NC	₩d	NC (128M)	E1	NC	NC	BWa	DQb	DQb
D	NC	NC	V _{SS}	NC	NC	MCL	NC	NC	V _{SS}	DQb	DQb
Е	NC	DQc	V _{DDQ}	V _{DDQ}	V _{DD}	V _{DD}	V _{DD}	V _{DDQ}	V _{DDQ}	NC	DQb
F	DQc	DQc	V _{SS}	V _{SS}	V _{SS}	ZQ	V _{SS}	V _{SS}	V _{SS}	NC	NC
G	DQc	DQc	V _{DDQ}	V _{DDQ}	V _{DD}	EP2	V _{DD}	V _{DDQ}	V _{DDQ}	NC	NC
Н	DQc	DQc	V _{SS}	V _{SS}	V _{SS}	EP3	V _{SS}	V _{SS}	V _{SS}	NC	NC
J	DQc	DQc	V _{DDQ}	V _{DDQ}	V _{DD}	M4	V _{DD}	V _{DDQ}	V _{DDQ}	NC	NC
К	CQ	CQ	СК	NC	V _{SS}	MCL	V _{SS}	NC	NC	\overline{CQ}	CQ
L	NC	NC	V _{DDQ}	V _{DDQ}	V _{DD}	M2	V _{DD}	V _{DDQ}	V _{DDQ}	DQa	DQa
М	NC	NC	V _{SS}	V _{SS}	V _{SS}	M3	V _{SS}	V _{SS}	V _{SS}	DQa	DQa
Ν	NC	NC	V _{DDQ}	V _{DDQ}	V _{DD}	MCH	V _{DD}	V _{DDQ}	V _{DDQ}	DQa	DQa
Р	NC	NC	V _{SS}	V _{SS}	V _{SS}	MCL	V _{SS}	V _{SS}	V _{SS}	DQa	DQa
R	DQd	NC	V _{DDQ}	V _{DDQ}	V _{DD}	V _{DD}	V _{DD}	V _{DDQ}	V _{DDQ}	DQa	NC
Т	DQd	DQd	V _{SS}	NC	NC	MCL	NC	NC	V _{SS}	NC	NC
U	DQd	DQd	NC	А	NC (64M)	А	NC (32M)	А	NC	NC	NC
V	DQd	DQd	A (2M)	А	А	A1	А	А	A (4M)	NC	NC
W	DQd	DQd	TMS	TDI	А	A0	А	TDO	TCK	NC	NC

512Kb x 36 Pin Assignment (Top View)

	и сла	./9N1/2C	101GD/	UAK /91	v130C10	IGD/CA	AK/91011	0C101G1	, Flei	minar
		11	Mb x 18	Pin Assi	gnment (Top Vie	w)			
1	2	3	4	5	6	7	8	9	10	11
NC	NC	А	E2	A (16M)	ADV	A (8M)	E3	А	NC	NC
NC	NC	BWb	NC	A (x36)	W	А	NC	NC	NC	NC
NC	NC	NC	NC	NC (128M)	E1	A (x18)	NC	BWa	NC	NC
NC	NC	V _{SS}	NC	NC	MCL	NC	NC	V _{SS}	NC	NC
NC	DQb	V _{DDQ}	V _{DDQ}	V _{DD}	V _{DD}	V _{DD}	V _{DDQ}	V _{DDQ}	NC	NC
DQb	DQb	V _{SS}	V _{SS}	V _{SS}	ZQ	V _{SS}	V _{SS}	V _{SS}	NC	NC
DQb	DQb	V _{DDQ}	V _{DDQ}	V _{DD}	EP2	V _{DD}	V _{DDQ}	V _{DDQ}	NC	NC
DQb	DQb	V _{SS}	V _{SS}	V _{SS}	EP3	V _{SS}	V _{SS}	V _{SS}	NC	NC
DQb	DQb	V _{DDQ}	V _{DDQ}	V _{DD}	M4	V _{DD}	V _{DDQ}	V _{DDQ}	NC	NC
CQ	CQ	CK	NC	V _{SS}	MCL	V _{SS}	NC	NC	\overline{CQ}	CQ
NC	NC	V _{DDQ}	V _{DDQ}	V _{DD}	M2	V _{DD}	V _{DDQ}	V _{DDQ}	DQa	DQa
NC	NC	V _{SS}	V _{SS}	V _{SS}	M3	V _{SS}	V _{SS}	V _{SS}	DQa	DQa
NC	NC	V _{DDQ}	V _{DDQ}	V _{DD}	MCH	V _{DD}	V _{DDQ}	V _{DDQ}	DQa	DQa
NC	NC	V _{SS}	V _{SS}	V _{SS}	MCL	V _{SS}	V _{SS}	V _{SS}	DQa	DQa
NC	NC	V _{DDQ}	V _{DDQ}	V _{DD}	V _{DD}	V _{DD}	V _{DDQ}	V _{DDQ}	DQa	NC
NC	NC	V _{SS}	NC	NC	MCL	NC	NC	V _{SS}	NC	NC
	1NCNCNCNCDQbDQbDQbDQbNC	12NCNCNCNCNCNCNCNCNCDQbDQbDQbDQbDQbDQbDQbDQbCQQCQNC	1123NCNCANCNCBWbNCNCBWbNCNCNCNCNCVSSNCDQbVDQQDQbDQbVSSDQbDQbVSSDQbDQbVDQQQCQCQCKNCNCVSSNCNCVDQQDQbDQbVDQQDQbDQbVDQQNCNCVDQQNCNCVDQQNCNCVSSNCNCVDQQNCNCVDQQNCNCVDQQ	INTER SIBE1234NCNCAE2NCNC \overline{BWb} NCNCNC \overline{BWb} NCNCNCNCNCNCNCVSSNCNCDQbVDQQVDQQDQbDQbVDQQVDQQDQbDQbVDQQVDQQDQbDQbVDQQVDQQDQbDQbVDQQVDQQDQbDQbVDQQVDQQDQbDQbVDQQVDQQDQbDQbVDQQVDQQDQbDQbVDQQVDQQDQbNCVDQQVDQQNCNCVDQQVDQQNCNCVDQQVDQQNCNCVDQQVDQQNCNCVDQQVDQQNCNCVDQQVDQQNCNCVDQQVDQQNCNCVDQQVDQQ	INC 1 2 3 4 5 NC NC A E2 A NC NC \overline{BWb} NC \overline{A} NC NC \overline{BWb} NC \overline{A} NC NC \overline{NC} \overline{NC} \overline{NC} NC NC NC NC \overline{NC} NC NC \overline{NC} \overline{NC} \overline{NC} NC NC \overline{NC} \overline{NC} \overline{NC} NC NC \overline{VSS} \overline{NC} \overline{NC} DQb \overline{VDQ} \overline{VDQ} \overline{VDD} \overline{VDD} DQb DQb \overline{VDQ} \overline{VDQ} \overline{VDD} DQb DQb \overline{VDQ} \overline{VDD} \overline{VDD} DQb DQb \overline{VDQ} \overline{VDD} \overline{VDD} NC NC \overline{VDD} \overline{VDD} VDD	IMb x 18 Pin Assignment (123456NCNCAE2A (16M)ADV (16M)NCNC \overline{BWb} NCA (x36) \overline{W} NCNCNCNCNC \overline{NC} (128M) \overline{W} NCNCNCNCNCNCNCNCNCNCNC \overline{NC} NCNCVSSNCNCMCLNCDQbVDDQVDDQVDDDQbDQbVSSVSSVSSDQbDQbVDQVDDQEP2DQbDQbVDQVDDQNCDQbDQbVDQVDDQMCLNCNCVSSVSSVSSMCLNCNCVDQVDDQVDDM2NCNCVSSVSSVSSM3NCNCVSSVSSVSSMCLNCNCVSSVSSVSSMCLNCNCVDQVDQVDDMCHNCNCVSSVSSVSSMCLNCNCVDQVDQVDDMCHNCNCVSSVSSVSSMCLNCNCVDQVDQVDDVDDNCNCVDQVDQVDDMCHNCNCVSSVSSVSSMCLNCNCVDQVDQVDDVDDNC <td< td=""><td>IJJ 234567$1$$2$$3$$4$$5$$6$$7$$NC$$NC$$A$$E2$$A$ (16M)$ADV$$A$ (8M)$NC$$NC$$BWb$$NC$$A$ (128M)$MD$$A$ (8M)$NC$$NC$$BWb$$NC$$A$ (128M)$M$$A$$NC$$NC$$NC$$NC$$NC$$A$ (128M)$A$$NC$$NC$$VSS$$NC$$NC$$NC$$NC$$NC$$VSS$$NC$$NC$$NC$$NC$$DQb$$V_{DQ}$$V_{DD}$$V_{DD}$$V_{DD}$$DQb$$DQb$$V_{DDQ}$$V_{DD}$$V_{SS}$$ZQ$$V_{SS}$$DQb$$DQb$$V_{DQ}$$V_{DD}$$EP2$$V_{DD}$$DQb$$DQb$$V_{DQ}$$V_{DD}$$M44$$V_{DD}$$DQb$$DQb$$V_{DDQ}$$V_{DD}$$M2$$V_{DD}$$DQb$$DQb$$V_{DQ}$$V_{DD}$$M2$$V_{DD}$$DQb$$DQb$$V_{DDQ}$$V_{DD}$$MCH$$V_{DD}$$DQb$$NC$$V_{SS}$$V_{SS}$$MCH$$V_{SS}$$DQb$$NC$$V_{DDQ}$$V_{DD}$$MCH$$V_{DD}$$DQb$$NC$$V_{SS}$$V_{SS}$$MCL$$V_{SS}$$DQb$$NC$$V_{DDQ}$$V_{DD}$$NC$$V_{SD}$$NC$$NC$<</td><td>IJ be an absorbance of the set of the</td><td>IJUEX 18 PERSENTENT USENTENT123456789NCNCAE2A (16M)ADVA (8M)E3ANCNCBWbNCA (16M)WANCNCNCNCBWbNCA (x36)WANCNCNCNCNCNCNCA (x38)WANCNCNCNCNCNCNCBWaNCNCNCNCNCNCA (x18)NCNCNCNCNCNCNCNCNCNCNCVSNCNCMCNCVSSNCDQbVDQVDQVDDVDDVDQVDQDQbDQbVSSVSSEP3VSSVSSVSSDQbDQbVDQVDQMAVDDVDQVDQQCQCQCKNCNSMCNSVSSNCNCVSSVSSVSSMGVSSVSSVSSNCNCVSSVSSVSSMCVSSVSSVSSNCNCVSSVSSVSSMCVSSVSSVSSNCNCNCNCNCNCNCNCNCNCNCNCVDQVDQNDDMCVDDVDQVDQNCNC</td><td>IJJ be an all be a</td></td<>	IJJ 234567 1 2 3 4 5 6 7 NC NC A $E2$ A (16M) ADV A (8M) NC NC BWb NC A (128M) MD A (8M) NC NC BWb NC A (128M) M A NC NC NC NC NC A (128M) A NC NC VSS NC NC NC NC NC VSS NC NC NC NC DQb V_{DQ} V_{DD} V_{DD} V_{DD} DQb DQb V_{DDQ} V_{DD} V_{SS} ZQ V_{SS} DQb DQb V_{DQ} V_{DD} $EP2$ V_{DD} DQb DQb V_{DQ} V_{DD} $M44$ V_{DD} DQb DQb V_{DDQ} V_{DD} $M2$ V_{DD} DQb DQb V_{DQ} V_{DD} $M2$ V_{DD} DQb DQb V_{DDQ} V_{DD} MCH V_{DD} DQb NC V_{SS} V_{SS} MCH V_{SS} DQb NC V_{DDQ} V_{DD} MCH V_{DD} DQb NC V_{SS} V_{SS} MCL V_{SS} DQb NC V_{DDQ} V_{DD} NC V_{SD} NC NC <	IJ be an absorbance of the set of the	IJUEX 18 PERSENTENT USENTENT123456789NCNCAE2A (16M)ADVA (8M)E3ANCNCBWbNCA (16M)WANCNCNCNCBWbNCA (x36)WANCNCNCNCNCNCNCA (x38)WANCNCNCNCNCNCNCBWaNCNCNCNCNCNCA (x18)NCNCNCNCNCNCNCNCNCNCNCVSNCNCMCNCVSSNCDQbVDQVDQVDDVDDVDQVDQDQbDQbVSSVSSEP3VSSVSSVSSDQbDQbVDQVDQMAVDDVDQVDQQCQCQCKNCNSMCNSVSSNCNCVSSVSSVSSMGVSSVSSVSSNCNCVSSVSSVSSMCVSSVSSVSSNCNCVSSVSSVSSMCVSSVSSVSSNCNCNCNCNCNCNCNCNCNCNCNCVDQVDQNDDMCVDDVDQVDQNCNC	IJJ be an all be a

NC

(64M)

Α

Α

Α

А

TDI

NC

(32M)

А

А

Α

A1

A0

NC

А

(4M)

TCK

Α

А

TDO

NC

NC

NC

NC

NC

NC

А

В

С

D

Е

F

G

Η

J

K L

М

Ν

Р

R

Т

U

V

W

NC

NC

NC

NC

NC

NC

NC

А

(2M)

TMS

$SONY \circledast \Sigma RAM \quad CXK79M72C161GB \ / \ CXK79M36C161GB \ / \ CXK79M18C161GB \quad \ \ Preliminary$

Pin Description

Symbol	Туре	Description
А	Input	Address Inputs - Registered on the rising edge of CK.
A1, A0	Input	Address Inputs 1,0 - Registered on the rising edge of CK. Initialize burst counter.
DQa, DQb DQc, DQd DQe, DQf DQg, DQh	I/O	Data Inputs / Outputs - Registered on the rising edge of CK during write operations. Driven from the rising edge of CK during read operations.DQa - indicates Data Byte aDQb - indicates Data Byte bDQc - indicates Data Byte cDQd - indicates Data Byte dDQe - indicates Data Byte eDQf - indicates Data Byte fDQg - indicates Data Byte gDQh - indicates Data Byte h
СК	Input	Input Clock
CQ, \overline{CQ}	Output	Output Clocks
E1	Input	Chip Enable Control Input - Registered on the rising edge of CK. $\overline{E1} = 0$ enables the device to accept read and write commands. $\overline{E1} = 1$ disables the device.See the Clock Truth Table section for further information.
E2, E3	Input	Programmable Chip Enable Control Inputs - Registered on the rising edge of CK. See the Clock Truth Table and Depth Expansion sections for further information.
EP2, EP3	Input	Programmable Chip Enable Active-Level Select Inputs - These pins must be tied "high" or "low" at power-up. See the Clock Truth Table and Depth Expansion sections for further information.
ADV	Input	 Address Advance Control Input - Registered on the rising edge of CK. ADV = 0 loads a new address and begins a new operation when the device is enabled. ADV = 1 increments the address and continues the previous operation when the device is enabled. See the Clock Truth Table section for further information.
W	Input	Write Enable Control Input - Registered on the rising edge of CK. $\overline{W} = 0$ specifies a write operation when ADV = 0 and the device is enabled. $\overline{W} = 1$ specifies a read operation when ADV = 0 and the device is enabled.See the Clock Truth Table section for further information.
$\frac{\overline{BW}a, \overline{BW}b}{\overline{BW}c, \overline{BW}d}$ $\frac{\overline{BW}e, \overline{BW}d}{\overline{BW}g, \overline{BW}h}$	Input	Byte Write Enable Control Inputs - Registered on the rising edge of CK. $\overline{BW}a = 0$ specifies write Data Byte a during a write operation $\overline{BW}b = 0$ specifies write Data Byte b during a write operation $\overline{BW}c = 0$ specifies write Data Byte c during a write operation $\overline{BW}d = 0$ specifies write Data Byte d during a write operation $\overline{BW}d = 0$ specifies write Data Byte d during a write operation $\overline{BW}e = 0$ specifies write Data Byte e during a write operation $\overline{BW}f = 0$ specifies write Data Byte f during a write operation $\overline{BW}g = 0$ specifies write Data Byte f during a write operation $\overline{BW}h = 0$ specifies write Data Byte g during a write operation $\overline{BW}h = 0$ specifies write Data Byte h during a write operation $\overline{BW}h = 0$ specifies write Data Byte h during a write operation $\overline{BW}h = 0$ specifies write Data Byte h during a write operation
M2, M3, M4	Input	Operation Protocol Control Inputs - These pins must be tied "high", "high", and "low" respec- tively, at power-up, to select Single Data Rate Pipelined Read / Late Write operation protocol.
ZQ	Input	Output Impedance Control Input - This pin must be tied "high" or "low" at power-up. $ZQ = 0$ selects ~25 Ω output impedance $ZQ = 1$ selects ~50 Ω output impedance Note: This pin can also be left unconnected. There is a small pull-up device on this input buffer such that an unconnected pin is treated the same as if the pin were tied "high".

Symbol	Туре	Description
V _{DD}		1.8V Core Power Supply - Core supply voltage.
V _{DDQ}		Output Power Supply - Output buffer supply voltage.
V _{SS}		Ground
ТСК	Input	JTAG Clock
TMS	Input	JTAG Mode Select
TDI	Input	JTAG Data In
TDO	Output	JTAG Data Out
MCL	*Input*	Must Connect "Low" - May not be actual input pins.
МСН	*Input*	Must Connect "High" - May not be actual input pins.
NC		No Connect - These pins are true no-connects, i.e. there is no internal chip connection to these pins. They can be left unconnected or tied directly to V_{DD} , V_{DDQ} , or V_{SS} .

СК	$\overline{E1}$ (t _n)	E (t _n)	ADV (t _n)	\overline{W} (t _n)	BW (t _n)	Previous Operation	Current Operation	$DQ(t_n)$	$DQ(t_{n+1})$
						-		CQ(t _n)	$CQ(t_{n+1})$
0→1	х	F	0	X	x	Х	Bank Deselect	***	Hi-Z
0→1	Λ	Г	0	Λ	Λ	Λ	A Bank Deselect		Hi-Z
0→1	X	Х	1	X	X	Bank Deselect	Bank Deselect (Continue)	Hi-Z	Hi-Z
0→1	Δ	Δ	1	Δ	Λ	Dank Deselect	Dank Deserver (Continue)	Hi-Z	Hi-Z
0→1	1	Т	0	X	X	Х	Deselect	***	Hi-Z
0→1	1	1	0	Λ	Λ	Λ	Deserect	***	CQ
0→1	X	X	1	X	X	Deselect	Deselect (Continue)	Hi-Z	Hi-Z
0→1	Λ	Λ	1	Λ	Λ	Deselect	Deserect (Continue)	CQ	CQ
0.1		F	_	0			Write	***	D1(t _n)
0→1	0	Т	0	0	Т	Х	Loads new address Stores DQx if $\overline{BW}x = 0$	***	CQ
							Write (Abort)	***	Hi-Z
0→1	0	Т	0	0	F	Х	Loads new address No data stored	***	CQ
0.1					_		Write Continue	D1(t _{n-1})	D2(t _n)
0→1	Х	Х	1	Х	Т	Write	Increments address by 1 Stores DQx if $\overline{BW}x = 0$	CQ	CQ
					_		Write Continue (Abort)	D1(t _{n-1})	Hi-Z
0→1	Х	Х	1	Х	F	Write	Increments address by 1 No data stored	CQ	CQ
0.1	0	т	0	1	v	V	Read	***	Q1(t _n)
0→1	0	Т	0	1	Х	Х	Loads new address	***	CQ
0→1	X	X	1	x	X	Read	Read Continue	Q1(t _{n-1})	Q2(t _n)
0→1	Λ	Λ	1	Λ		Reau	Increments address by 1	CQ	CQ

Clock Truth Table

Notes:

1. If E2 = EP2 and E3 = EP3 then E = "T" else E = "F".

2. If one or more $\overline{BW}x = 0$ then BW = "T" else BW = "F".

- 3. "1" = input "high"; "0" = input "low"; "X" = input "don't care"; "T" = input "true"; "F" = input "false".
- 4. "***" indicates that the DQ input requirement / output state and CQ output state are determined by the previous operation.
- 5. DQs are tri-stated in response to Bank Deselect, Deselect, and Write commands, one full cycle after the command is sampled.
- 6. CQs are tri-stated in response to Bank Deselect commands only, one full cycle after the command is sampled.
- Up to three (3) Continue operations may be initiated after a Read or Write operation is initiated to burst transfer up to four (4) distinct pieces of data per single external address input. If a fourth (4th) Continue operation is initiated, the internal address wraps back to the initial external (base) address.

$SONY \circledast \Sigma RAM \quad CXK79M72C161GB \ / \ CXK79M36C161GB \ / \ CXK79M18C161GB$ Preliminary **State Diagram** X,F,0,X or X,X,1,X Bank Deselect 0,T,0,1 0,T,0,0 1,T,0,X X,F,0,X Deselect 0,T,0,1 0,T,0,0 1,T,0,X or X,X,1,X 1,T,0,X 1,T,0,X 0,T,0,0 Write Read X,F,0,X 0,T,0,1 X,F,0,X 0,T,0,1 X,X,1,X X,X,1,X 0,T,0,0 0,T,0,1 0,T,0,0 1,T,0,X 0,T,0,0 0,T,0,1 1,T,0,X Read Write Continue Continue X,F,0,X X,F,0,X X,X,1,X X,X,1,X

Notes:

- 1. The notation "X,X,X,X" controlling the state transitions above indicate the states of inputs $\overline{E1}$, E, ADV, and \overline{W} respectively.
- 2. If (E2 = EP2 and E3 = EP3) then E = ``T'' else E = ``F''.
- 3. "1" = input "high"; "0" = input "low"; "X" = input "don't care"; "T" = input "true"; "F" = input "false".

•Burst (Continue) Operations

Burst operations follow the Linear Burst address sequence depicted in the table below:

		A(1	1:0)	Sequence Key	
1st (Base) Address	00	01	10	11	A1, A0
2nd Address	01	10	11	00	(A1 xor A0), $\overline{A0}$
3rd Address	10	11	00	01	A 1, A0
4th Address	11	00	01	10	$\overline{(A1 \text{ xor } A0)}, \overline{A0}$

Up to three (3) Continue operations may be initiated after a Read or Write operation is initiated to burst transfer up to four (4) distinct pieces of data per single external address input. If a fourth (4th) Continue operation is initiated, the internal address wraps back to the initial external (base) address.

•Depth Expansion

Depth expansion in these devices is supported via programmable chip enables E2 and E3. The active levels of E2 and E3 are programmable through the static inputs EP2 and EP3 respectively. When EP2 is tied "high", E2 functions as an active-high input. When EP2 is tied "low", E2 functions as an active-low input. Similarly, when EP3 is tied "high", E3 functions as an active-high input. And, when EP3 is tied "low", E3 functions as an active-low input.

The programmability of E2 and E3 allows four banks of depth expansion to be accomplished with no additional logic. By programming E2 and E3 of four devices in a binary sequence (00, 01, 10, 11), and by driving E2 and E3 with external address signals, the four devices can be made to look like one larger device.

When these devices are deselected via chip enable $\overline{E1}$, the output clocks continue to toggle. However, when these devices are deselected via programmable chip enables E2 or E3, the output clocks are forced to a Hi-Z state. See the Clock Truth Table for further information.

•Output Driver Impedance Control

The impedance of the data and clock output drivers in these devices can be controlled via the static input ZQ. When ZQ is tied "low", output driver impedance is set to $\sim 25\Omega$. When ZQ is tied "high" or left unconnected, output driver impedance is set to $\sim 50\Omega$. See the DC Electrical Characteristics section for further information.

•Power-Up Sequence

For reliability purposes, Sony recommends that power supplies power up in the following sequence: V_{SS} , V_{DD} , V_{DDQ} , and Inputs. V_{DDQ} should never exceed V_{DD} . If this power supply sequence cannot be met, a large bypass diode may be required between V_{DD} and V_{DDQ} . Please contact Sony Memory Application Department for further information.

•Absolute Maximum Ratings⁽¹⁾

Item	Symbol	Rating	Units
Supply Voltage	V _{DD}	-0.5 to +2.5	V
Output Supply Voltage	V _{DDQ}	-0.5 to +2.3	V
Input Voltage (Address, Control, Data, Clock)	V _{IN}	-0.5 to V _{DDQ} +0.5 (2.3V max)	V
Input Voltage (EP2, EP3, M2, M3, M4, ZQ)	V _{MIN}	-0.5 to V _{DD} +0.5 (2.5V max)	V
Input Voltage (TCK, TMS, TDI)	V _{TIN}	-0.5 to V _{DD} +0.5 (2.5V max)	V
Operating Temperature	T _A	0 to 85	°C
Junction Temperature	T _J	0 to 110	°C
Storage Temperature	T _{STG}	-55 to 150	°C

(1) Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions other than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

•DC Recommended Operating Conditions

 $(V_{SS} = 0V, T_A = 0 \text{ to } 85^{\circ}C)$

Item	Symbol	Min	Тур	Max	Units	Notes
Supply Voltage	V _{DD}	1.7	1.8	1.95	V	
Output Supply Voltage	V _{DDQ-1.8}	1.7	1.8	V _{DD}	V	1
Output Supply Voltage	V _{DDQ-1.5}	1.4	1.5	1.6	V	2
Input High Voltage	V _{IH-1.8}	1.2		$V_{DDQ} + 0.3$	V	1,3
(Address, Control, Data, Clock)	V _{IH-1.5}	1.0		$V_{DDQ} + 0.3$	V	2,3
Input Low Voltage	V _{IL-1.8}	-0.3		0.6	V	1,4
(Address, Control, Data, Clock)	V _{IL-1.5}	-0.3		0.5	V	2,4
Input High Voltage	V _{MIH-1.8}	1.3		V _{DD} + 0.3	V	1
(EP2, EP3, M2, M3, M4, ZQ)	V _{MIH-1.5}	1.1		V _{DD} + 0.3	V	2
Input Low Voltage	V _{MIL-1.8}	-0.3		0.5	V	1
(EP2, EP3, M2, M3, M4, ZQ)	V _{MIL-1.5}	-0.3		0.4	V	2

1. Parameters apply when $V_{DDQ} = 1.8V$ nominally (for 1.8V LVCMOS I/O).

2. Parameters apply when $V_{DDO} = 1.5V$ nominally (for 1.5V LVCMOS I/O).

3. V_{IH} (max) AC = +1.5* V_{DDQ} for pulse widths less than one-quarter of the cycle time ($t_{CYC}/4$).

4. V_{IL} (min) AC = -0.5* V_{DDO} for pulse widths less than one-quarter of the cycle time ($t_{CYC}/4$).

•DC Electrical Characteristics

$(V_{DD} = 1.8V \pm 0.1V, V_{SS} = 0V, T_A = 0 \text{ to } 85^{\circ}\text{C})$

Item	Symbol	Test Conditions	Min	Тур	Max	Units
Input Leakage Current (Address, Control, Clock)	I _{LI}	$V_{IN} = V_{SS}$ to V_{DDQ}	-5		5	uA
Input Leakage Current (EP2, EP3, M2, M3, M4)	I _{MLI}	$V_{MIN} = V_{SS}$ to V_{DD}	-10		10	uA
Input Leakage Current (Data)	I _{DLI}	$V_{DIN} = V_{SS}$ to V_{DDQ}	-10		10	uA
Average Power Supply Operating Current (x72)	I _{DD-33} I _{DD-4} I _{DD-44}	$I_{OUT} = 0 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			850 750 700	mA
Average Power Supply Operating Current (x36)	I _{DD-33} I _{DD-4} I _{DD-44}	$I_{OUT} = 0 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			630 550 510	mA
Average Power Supply Operating Current (x18)	I _{DD-33} I _{DD-4} I _{DD-44}	$I_{OUT} = 0 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			510 450 420	mA
Power Supply Deselect Operating Current (NOP Current)	I _{DD2}	$I_{OUT} = 0 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			250	mA
Output High Voltage	V _{OH}	$I_{OH} = -4.0 \text{ mA}$ $RQ = 250\Omega$	V _{DDQ} -0.4			V
Output Low Voltage	V _{OL}	$I_{OL} = 4.0 \text{ mA}$ $RQ = 250\Omega$			0.4	V
Output Driver Impedance	P	$V_{OH}, V_{OL} = V_{DDQ}/2$ $ZQ = V_{IL}$	17	25	33	Ω
Suput Driver Impedance	R _{OUT}	$V_{OH}, V_{OL} = V_{DDQ}/2$ $ZQ = V_{IH}$	35	50	65	Ω

•I/O Capacitance

$(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Item		Symbol	Test conditions	Min	Max	Units
	Address	C _A	$V_{IN} = 0V$		3.5	pF
Input Capacitance	Control	CB	$V_{IN} = 0V$		3.5	pF
	CK Clock	C _{CK}	$V_{IN} = 0V$		3.5	pF
Output Canacitance	Data	C _{DQ}	$V_{OUT} = 0V$		4.5	pF
Output Capacitance	CQ Clock	C _{CQ}	$V_{OUT} = 0V$		4.5	pF

Note: These parameters are sampled and are not 100% tested.

$SONY {\ensuremath{\circledast}} \ \Sigma RAM \ \ CXK79M72C161GB \ / \ CXK79M36C161GB \ / \ CXK79M18C161GB \ \ \ Preliminary$

•AC Electrical Characteristics

$(T_A = 0 \text{ to } 85^{\circ}C)$

Parameter	Symbol	-33		-4		-44		Units	Neter
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Input Clock Cycle Time	t _{KHKH}	3.3		4.0		4.4		ns	
Input Clock High Pulse Width	t _{KHKL}	1.3		1.5		1.5		ns	
Input Clock Low Pulse Width	t _{KLKH}	1.3		1.5		1.5		ns	
Address Input Setup Time	t _{AVKH}	0.7		0.8		0.8		ns	
Address Input Hold Time	t _{KHAX}	0.4		0.5		0.5		ns	
Control Input Setup Time	t _{BVKH}	0.7		0.8		0.8		ns	1
Control Input Hold Time	t _{KHBX}	0.4		0.5		0.5		ns	1
Data Input Setup Time	t _{DVKH}	0.7		0.8		0.8		ns	
Data Input Hold Time	t _{KHDX}	0.4		0.5		0.5		ns	
Input Clock High to Output Data Valid	t _{KHQV}		1.8		2.1		2.3	ns	
Input Clock High to Output Data Hold	t _{KHQX}	0.5		0.5		0.5		ns	2
Input Clock High to Output Data Low-Z	t _{KHQX1}	0.5		0.5		0.5		ns	2,3
Input Clock High to Output Data High-Z	t _{KHQZ}	0.5	1.8	0.5	2.1	0.5	2.3	ns	2,3
Input Clock High to Output Clock High	t _{KHCH}	0.5	1.7	0.5	2.0	0.5	2.2	ns	
Input Clock High to Output Clock Low-Z	t _{KHCX1}	0.5		0.5		0.5		ns	2,3
Input Clock High to Output Clock High-Z	t _{KHCZ}		1.7		2.0		2.2	ns	2,3
Output Clock High to Output Data Valid	t _{CHQV}		0.4		0.5		0.5	ns	2
Output Clock High to Output Data Hold	t _{CHQX}	-0.4		-0.5		-0.5		ns	2
Output Clock High Pulse Width	t _{CHCL}	$t_{\rm KHKL} \pm 0.2$		$t_{KHKL} \pm 0.25 t_{KHKL} \pm 0.25$		ns	2		
Output Clock Low Pulse Width	t _{CLCH}	t _{KLKF}	$I \pm 0.2$	t _{KLKH}	± 0.25	t _{KLKH}	± 0.25	ns	2

All parameters are measured from the mid-point of the object signal to the mid-point of the reference signal, unless otherwise noted.

1. These parameters apply to control inputs $\overline{E1}$, E2, E3, \overline{ADV} , \overline{W} , and \overline{BWx} .

2. These parameters are verified through device characterization, and are not 100% tested.

3. These parameters are measured at \pm 50mV from steady state voltage.

•AC Electrical Characteristics (Note)

The two AC timing parameters listed below are tested according to specific combinations of Output Clocks (CQs) and Output Data (DQs):

- 1. t_{CHOV} Output Clock High to Output Data Valid (max)
- 2. t_{CHOX} Output Clock High to Output Data Hold (min)

The specific CQ / DQ combinations are defined as follows:

256Kb x 72			512Kb x 36	1Mb x 18		
CQs	DQs	CQs	DQs	CQs	DQs	
1K, 2K	1A, 2A, 1B, 2B, 1C, 2C, 1D, 2D, 1E, 2E, 1F, 2F, 1G, 2G, 1H, 2H, 1J, 2J, 1L, 2L, 1M, 2M, 1N, 2N, 1P, 2P, 2R, 1R, 1T, 2T, 1U, 2U, 1V, 2V, 1W, 2W	1K, 2K	2E, 1F, 2F, 1G, 2G, 1H, 2H, 1J, 2J, 1R, 1T, 2T, 1U, 2U, 1V, 2V, 1W, 2W	1K, 2K	2E, 1F, 2F, 1G, 2G, 1H, 2H, 1J, 2J	
10K, 11K	10A, 11A, 10B, 11B, 10C, 11C, 10D, 11D, 11E, 10E, 10F, 11F, 10G, 11G, 10H, 11H, 10J, 11J, 10L, 11L, 10M, 11M, 10N, 11N, 10P, 11P, 10R, 11R, 10T, 11T, 10U, 11U, 10V, 11V, 10W, 11W	10K, 11K	10A, 11A, 10B, 11B, 10C, 11C, 10D, 11D, 11E, 10L, 11L, 10M, 11M, 10N, 11N, 10P, 11P, 10R	10K, 11K	10L, 11L, 10M, 11M, 10N, 11N, 10P, 11P, 10R	

•AC Test Conditions ($V_{DDQ} = 1.8V$)

 $(V_{DD} = 1.8V \pm 0.1V, V_{DDQ} = 1.8V \pm 0.1V, T_A = 0 \text{ to } 85^{\circ}\text{C})$

Item	Symbol	Conditions	Units	Notes
Input High Level	V _{IH}	1.4	V	
Input Low Level	V _{IL}	0.4	V	
Input Rise & Fall Time		2.0	V/ns	
Input Reference Level		0.9	V	
Clock Input High Voltage	V _{KIH}	1.4	V	
Clock Input Low Voltage	V _{KIL}	0.4	V	
Clock Input Rise & Fall Time		2.0	V/ns	
Clock Input Reference Level		0.9	V	
Output Reference Level		0.9	V	
Output Load Conditions		$ZQ = V_{IH}$		See Figure 1 below

Figure 1: AC Test Output Load ($V_{DDQ} = 1.8V$)



•AC Test Conditions (V_{DDO} = 1.5V)

 $(V_{DD} = 1.8V \pm 0.1V, V_{DDQ} = 1.5V \pm 0.1V, T_A = 0 \text{ to } 85^{\circ}\text{C})$

Item	Symbol	Conditions	Units	Notes
Input High Level	V _{IH}	1.25	V	
Input Low Level	V _{IL}	0.25	V	
Input Rise & Fall Time		2.0	V/ns	
Input Reference Level		0.75	V	
Clock Input High Voltage	V _{KIH}	1.25	V	
Clock Input Low Voltage	V _{KIL}	0.25	V	
Clock Input Rise & Fall Time		2.0	V/ns	
Clock Input Reference Level		0.75	V	
Output Reference Level		0.75	V	
Output Load Conditions		$ZQ = V_{IH}$		See Figure 2 below

Figure 2: AC Test Output Load ($V_{DDQ} = 1.5V$)







•Test Mode Description

These devices provide a JTAG Test Access Port (TAP) and Boundary Scan interface using a limited set of IEEE std. 1149.1 functions. This test mode is intended to provide a mechanism for testing the interconnect between master (processor, controller, etc.), SRAMs, other components, and the printed circuit board.

In conformance with a subset of IEEE std. 1149.1, these devices contain a TAP Controller and four TAP Registers. The TAP Registers consist of one Instruction Register and three Data Registers (ID, Bypass, and Boundary Scan Registers).

The TAP consists of the following four signals:

TCK:	Test Clock	Induces (clocks) TAP Controller state transitions.
TMS:	Test Mode Select	Inputs commands to the TAP Controller. Sampled on the rising edge of TCK.
TDI:	Test Data In	Inputs data serially to the TAP Registers. Sampled on the rising edge of TCK.
TDO:	Test Data Out	Outputs data serially from the TAP Registers. Driven from the falling edge of TCK.

Disabling the TAP

When JTAG is not used, TCK should be tied "low" to prevent clocking the SRAM. TMS and TDI should either be tied "high" through a pull-up resistor or left unconnected. TDO should be left unconnected.

Note: Operation of the TAP does not disrupt normal SRAM operation except when the EXTEST-A or SAMPLE-Z instruction is selected. Consequently, TCK, TMS, and TDI can be controlled any number of ways without adversely affecting the functionality of the device.

JTAG DC Recommended Operating Conditions

 $(V_{DD} = 1.8V \pm 0.1V, T_A = 0 \text{ to } 85^{\circ}C)$

Parameter	Symbol	Test Conditions	Min	Max	Units
JTAG Input High Voltage	V _{TIH}		1.2	$V_{DD} + 0.3$	V
JTAG Input Low Voltage	V _{TIL}		-0.3	0.6	V
JTAG Output High Voltage (CMOS)	V _{TOH}	$I_{TOH} = -100 u A$	V _{DD} - 0.1		V
JTAG Output Low Voltage (CMOS)	V _{TOL}	$I_{TOL} = 100 u A$		0.1	V
JTAG Output High Voltage (TTL)	V _{TOH}	I _{TOH} = -8mA	V _{DD} - 0.4		V
JTAG Output Low Voltage (TTL)	V _{TOL}	$I_{TOL} = 8mA$		0.4	V
JTAG Input Leakage Current	I _{TLI}	$V_{TIN} = V_{SS}$ to V_{DD}	-10	10	uA

JTAG AC Test Conditions

$(\mathbf{V_{DD}} =$	1.8V ±	0.1V, T _A	= 0 to	85°C)
----------------------	--------	----------------------	--------	-------

Parameter	Symbol	Conditions	Units	Notes
JTAG Input High Level	V _{TIH}	1.8	V	
JTAG Input Low Level	V _{TIL}	0.0	V	
JTAG Input Rise & Fall Time		1.0	V/ns	
JTAG Input Reference Level		0.9	V	
JTAG Output Reference Level		0.9	V	
JTAG Output Load Condition				See Figure 1 (page 14)

JTAG AC Electrical Characteristics

Parameter	Symbol	Min	Max	Units
TCK Cycle Time	t _{THTH}	20		ns
TCK High Pulse Width	t _{THTL}	8		ns
TCK Low Pulse Width	t _{TLTH}	8		ns
TMS Setup Time	t _{MVTH}	5		ns
TMS Hold TIme	t _{THMX}	5		ns
TDI Setup Time	t _{DVTH}	5		ns
TDI Hold TIme	t _{THDX}	5		ns
TCK Low to TDO Valid	t _{TLQV}		10	ns
TCK Low to TDO Hold	t _{TLQX}	0		ns

JTAG Timing Diagram

Figure 5



TAP Registers

TAP Registers are serial shift registers that capture serial input data (from TDI) on the rising edge of TCK, and drive serial output data (to TDO) on the subsequent falling edge of TCK. They are divided into two groups: "Instruction Registers", of which there is one - the Instruction Register, and "Data Registers", of which there are three - the ID Register, the Bypass Register, and the Boundary Scan Register. Individual TAP registers are "selected" (inserted between TDI and TDO) when the appropriate sequence of commands is given to the TAP Controller.

Instruction Register (3 bits)

The Instruction Register stores the instructions that are executed by the TAP Controller when the TAP Controller is in the "Run-Test / Idle" state, or in any of the various "Data Register" states. It is loaded with the IDCODE instruction at powerup, or when the TAP Controller is in the "Test-Logic Reset" state or the "Capture-IR" state. It is inserted between TDI and TDO when the TAP Controller is in the "Shift-IR" state, at which time it can be loaded with a new instruction. However, newly loaded instructions are not executed by the TAP Controller until the TAP Controller has reached the "Update-IR" state.

The Instruction Register is 3 bits wide, and is encoded as follows:

Code (2:0)	Instruction	Description
000	EXTEST-A	Captures the SRAM's I/O ring contents in the Boundary Scan Register. Inserts the Boundary Scan Register between TDI and TDO. Enables the SRAM's data and clock output drivers. Moves the portion of the Boundary Scan Register comprising the SRAM's output signals (DQs and CQs) to the input side of the SRAM's output register.
001	IDCODE	Inserts the ID Register between TDI and TDO.
010	SAMPLE-Z	Captures the SRAM's I/O ring contents in the Boundary Scan Register. Inserts the Boundary Scan Register between TDI and TDO. Disables the SRAM's data and clock output drivers.
011	BYPASS	Inserts the Bypass Register between TDI and TDO.
100	SAMPLE	Captures the SRAM's I/O ring contents in the Boundary Scan Register. Inserts the Boundary Scan Register between TDI and TDO.
101	PRIVATE	Do not use. Reserved for manufacturer use only.
110	BYPASS	Inserts the Bypass Register between TDI and TDO.
111	BYPASS	Inserts the Bypass Register between TDI and TDO.

Bit 0 is the LSB of the Instruction Register, and Bit 2 is the MSB. When the Instruction Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.

Bypass Register (1 bit)

The Bypass Register is one bit wide, and provides the minimum length serial path between TDI and TDO. It is loaded with a logic "0" when the BYPASS instruction has been loaded in the the Instruction Register and the TAP Controller is in the "Capture-DR" state. It is inserted between TDI and TDO when the BYPASS instruction has been loaded into the Instruction Register and the TAP Controller is in the "Shift-DR" state.

ID Register (32 bits)

The ID Register is loaded with a predetermined device- and manufacturer-specific identification code when the IDCODE instruction has been loaded into the Instruction Register and the TAP Controller is in the "Capture-DR" state. It is inserted between TDI and TDO when the IDCODE instruction has been loaded into the Instruction Register and the TAP Controller is in the "Shift-DR" state.

Device	Revision Number (31:28)	Part Number (27:12)	Sony ID (11:1)	Start Bit (0)
256Kb x 72	XXXX	TBD	0000 1110 001	1
512Kb x 36	XXXX	TBD	0000 1110 001	1
1Mb x 18	XXXX	TBD	0000 1110 001	1

The ID Register is 32 bits wide, and is encoded as follows:

Bit 0 is the LSB of the ID Register, and Bit 31 is the MSB. When the ID Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.

Boundary Scan Register (123 bits for x72, 84 bits for x36, 65 bits for x18)

The Boundary Scan Register is equal in length to the number of active signal connections to the SRAM (excluding the TAP pins) plus a number of place holder locations reserved for density and/or functional upgrades. The Boundary Scan Register is loaded with the contents of the SRAM's I/O ring when the EXTEST-A, SAMPLE, or SAMPLE-Z instruction has been loaded into the Instruction Register and the TAP Controller is in the "Capture-DR" state. It is inserted between TDI and TDO when the EXTEST-A, SAMPLE, or SAMPLE, or SAMPLE, or SAMPLE-Z instruction Register and the TAP Controller is in the "Shift-DR" state.

256Kb x 72	256Kb x 72			1Mb x 18	
DQ	72	DQ	36	DQ	18
A, A1, A0	18	A, A1, A0	19	A, A1, A0	20
СК	1	СК	1	СК	1
CQ, \overline{CQ}	4	CQ, \overline{CQ}	4	CQ, \overline{CQ}	4
$\overline{E1}$, ADV, \overline{W} , $\overline{BW}x$	11	$\overline{E1}$, ADV, \overline{W} , $\overline{BW}x$	7	$\overline{E1}$, ADV, \overline{W} , $\overline{BW}x$	5
E2, E3, EP2, EP3	4	E2, E3, EP2, EP3	4	E2, E3, EP2, EP3	4
M2, M3, M4, ZQ	4	M2, M3, M4, ZQ	4	M2, M3, M4, ZQ	4
Place Holder	9	Place Holder	9	Place Holder	9

The Boundary Scan Register contains the following bits:

For deterministic results, all signals composing the SRAM's I/O ring must meet setup and hold times with respect to TCK (same as TDI and TMS) when sampled.

Place Holders are required for some NC pins to allow for future density and/or functional upgrades. They are connected to V_{SS} internally, regardless of pin connection externally.

The Boundary Scan Order Assignment tables that follow depict the order in which the bits from the table above are arranged in the Boundary Scan Register. In each notation, Bit 1 is the LSB bit of the register. When the Boundary Scan Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.

Boundary Scan Order Assignments (By Exit Sequence) TBD

TAP Instructions

IDCODE

IDCODE is the default instruction loaded into the Instruction Register at power-up, and when the TAP Controller is in the "Test-Logic Reset" state.

When the IDCODE instruction is selected, a predetermined device- and manufacturer-specific identification code is loaded into the ID Register when the TAP Controller is in the "Capture-DR" state, and the ID Register is inserted between TDI and TDO when the TAP Controller is in the "Shift-DR" state.

Normal SRAM operation is not disrupted when the IDCODE instruction is selected.

BYPASS

When the BYPASS instruction is selected, a logic "0" is loaded into the Bypass Register when the TAP Controller is in the "Capture-DR" state, and the Bypass Register is inserted between TDI and TDO when the TAP Controller is in the "Shift-DR" state.

Normal SRAM operation is not disrupted when the BYPASS instruction is selected.

SAMPLE

When the SAMPLE instruction is selected, the individual logic states of all signals composing the SRAM's I/O ring (see the Boundary Scan Register description for the complete list of signals) are loaded into the Boundary Scan Register when the TAP Controller is in the "Capture-DR" state, and the Boundary Scan Register is inserted between TDI and TDO when the TAP Controller is in the "Shift-DR" state.

Normal SRAM operation is not disrupted when the SAMPLE instruction is selected.

SAMPLE-Z

When the SAMPLE-Z instruction is selected, the individual logic states of all signals composing the SRAM's I/O ring (see the Boundary Scan Register description for the complete list of signals) are loaded into the Boundary Scan Register when the TAP Controller is in the "Capture-DR" state, and the Boundary Scan Register is inserted between TDI and TDO when the TAP Controller is in the "Shift-DR" state.

Additionally, when the SAMPLE-Z instruction is selected, the SRAM's data and clock output drivers are disabled.

Consequently, normal SRAM operation is disrupted when the SAMPLE-Z instruction is selected. Read operations initiated while the SAMPLE-Z instruction is selected will fail.

EXTEST-A

When the EXTEST-A instruction is selected, the individual logic states of all signals composing the SRAM's I/O ring (see the Boundary Scan Register description for the complete list of signals) are loaded into the Boundary Scan Register when the TAP Controller is in the "Capture-DR" state, and the Boundary Scan Register is inserted between TDI and TDO when the TAP Controller is in the "Shift-DR" state.

Additionally, when the EXTEST-A instruction is selected, the SRAM's data and clock output drivers are enabled, and the portion of the Boundary Scan Register comprising the SRAM's data and clock output signals is moved to the input side of the SRAM's output register. The SRAM's input clock can then be used to transfer the Boundary Scan Register contents directly to the SRAM's output pins (the input clock controls the SRAM's output register). A single rising edge of the input clock is sufficient to transfer the data; additional rising edges have no further effect, provided the contents of the Boundary Scan Register remain unchanged.

Consequently, normal SRAM operation is disrupted when the EXTEST-A instruction is selected. Read and write operations initiated while the EXTEST-A instruction is selected will fail.

TAP Controller

The TAP Controller is a 16-state state machine that controls access to the various TAP Registers and executes the operations associated with each TAP Instruction (see Figure 7 below). State transitions are controlled by TMS and occur on the rising edge of TCK.

The TAP Controller enters the "Test-Logic Reset" state in one of two ways:

1. At power up.

2. When a logic "1" is applied to TMS for at least 5 consecutive rising edges of TCK.

The TDI input receiver is sampled only when the TAP Controller is in either the "Shift-IR" state or the "Shift-DR" state. The TDO output driver is active only when the TAP Controller is in either the "Shift-IR" state or the "Shift-DR" state.

TAP Controller State Diagram



Figure 6

•Ordering Information

Part Number	V _{DD}	I/O Type	Configuration	Speed (Cycle Time / Data Access Time)
CXK79M72C161GB-33	1.8V	LVCMOS	256Kb x 72	3.3ns / 1.8ns
CXK79M72C161GB-4	1.8V	LVCMOS	256Kb x 72	4.0ns / 2.1ns
CXK79M72C161GB-44	1.8V	LVCMOS	256Kb x 72	4.4ns / 2.3ns
CXK79M36C161GB-33	1.8V	LVCMOS	512Kb x 36	3.3ns / 1.8ns
CXK79M36C161GB-4	1.8V	LVCMOS	512Kb x 36	4.0ns / 2.1ns
CXK79M36C161GB-44	1.8V	LVCMOS	512Kb x 36	4.4ns / 2.3ns
CXK79M18C161GB-33	1.8V	LVCMOS	1Mb x 18	3.3ns / 1.8ns
CXK79M18C161GB-4	1.8V	LVCMOS	1Mb x 18	4.0ns / 2.1ns
CXK79M18C161GB-44	1.8V	LVCMOS	1Mb x 18	4.4ns / 2.3ns

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.



$\overline{SONY_{\circledast} \Sigma} RAM \ CXK79M72C161GB \ / \ CXK79M36C161GB \ / \ CXK79M18C161GB \ Preliminary$

•Revision History

Rev. #	Rev. Date	Description of Modifications			
rev 0.0	06/23/00	Initial Version.			
rev 0.1	02/23/01	 Added Sony Part Numbers for each device. Removed Asynchronous Output Enable (G) support. H Modified DC Recommended Operating Conditions se V_{MIH-1.8} (min) V_{MIH-1.5} (min) V_{MIL-1.5} (max) Modified DC Electrical Characteristics section (p. 11) Added Average Power Supply Operating Current spe Added Power Supply Deselect Operating Current spe Modified AC Electrical Characteristics section (p. 12) 		nditions section (p. 10). 1.2V to 1.3V 1.2V to 1.1V 0.3V to 0.5V 0.3V to 0.4V ion (p. 11). Current specifications at 250 MHz (I_{DD-4}). Current specification at 250 MHz (I_{DD-4}).	
		Removed All Bins -33	"-5" bin. Added "-44" bin. Removed t _{KLCL} specifications t _{AVKH} , t _{BVKH} , t _{DVKH} t _{KHQW} t _{KHQZ} t _{KHCH} , t _{KHCZ} t _{CHQV} t _{CHQX} t _{CHCL} t _{CLCH} t _{AVKH} , t _{BVKH} , t _{DVKH} t _{KHQW} t _{KHQZ} t _{CHQX} t _{CHQX}	$\begin{array}{c} 0.4 \text{ns to } 0.7 \text{ns} \\ 1.85 \text{ns to } 1.8 \text{ns} \\ 1.65 \text{ns to } 1.8 \text{ns} \\ 1.65 \text{ns to } 1.7 \text{ns} \\ 0.2 \text{ns to } 0.4 \text{ns} \\ -0.2 \text{ns to } 0.4 \text{ns} \\ -0.2 \text{ns to } -0.4 \text{ns} \\ t_{\text{KHKL}} \pm 0.1 \text{ to } t_{\text{KHKL}} \pm 0.2 \\ t_{\text{KLKH}} \pm 0.1 \text{ to } t_{\text{KLKH}} \pm 0.2 \\ 0.5 \text{ns to } 0.8 \text{ns} \\ 2.25 \text{ns to } 0.5 \text{ns} \\ 0.2 \text{ns to } 0.5 \text{ns} \\ -0.2 \text{ns to } -0.5 \text{ns} \\ t_{\text{KHKL}} \pm 0.1 \text{ to } t_{\text{KHKL}} \pm 0.25 \\ t_{\text{KLKH}} \pm 0.1 \text{ to } t_{\text{KLKH}} \pm 0.25 \end{array}$	
rev 0.2	07/06/01	 Modified DC Electrical Characteristics section (p. 11). Added I_{DD-33} and I_{DD-44} Average Power Supply Operating Current specifications. Added 209 Pin BGA Package Dimensions (p. 26). 			