

## CMOS 8-bit Single Chip Microcomputer


### Description

The CXP87240A/87248A is a CMOS 8-bit microcomputer which consists of A/D converter, serial interface, timer/counter, time base timer, vector interruption, high precision timing pattern generation circuit, PWM generator, PWM for tuner, VISS/VASS circuit, 32kHz timer/event counter, remote control receiving circuit, general purpose prescaler, HSYNC counter, VCR vertical sync separation circuit and the measuring circuit which measure signals of capstan FG and drum FG/PG and other servo systems, as well as basic configurations like 8-bit CPU, ROM, RAM and I/O port. They are integrated into a single chip.

Also CXP87240A/87248A provides sleep/stop function which enables to lower power consumption and ultra-low speed instruction mode in 32kHz operation.


### Features


• A wide instruction set (213 instructions) which cover various types of data	
— 16-bit arithmetic instruction/multiplication and division instructions/boolean bit operation instruction	
• Minimum instruction cycle	During operation 333ns/12MHz (3.0 to 5.5V) During operation 250ns/16MHz (4.5 to 5.5V) During operation 122μs/32kHz
• Incorporated ROM capacity	40Kbytes (CXP87240A), 48Kbytes (CXP87248A)
• Incorporated RAM capacity	1376bytes
• Peripheral functions	
— A/D converter	8-bit, 12-channel, successive approximation system (Conversion time 20.0μs/16MHz)
— Serial interface	Incorporated buffer RAM (1 to 32 bytes auto transfer) 1-channel Incorporated 8-bit and 8-stage FIFO (1 to 8 bytes auto transfer) 1-channel
— Timer	8-bit timer, 8-bit timer/counter, 19-bit time base timer, 32kHz timer/counter
— High precision timing pattern generator	PPG 19-pin 32-stage programmable
— PWM/DA gate output	RTG 5-pin 2-channel PWM 12-bit, 2-channel (Repetitive frequency 62kHz/16MHz)
— Servo input control	DA gate pulse output 13-bit, 4-channel
— VSYNC separator	Capstan FG, Drum FG/PG, CTL input
— FRC capture unit	Incorporated 26-bit and 8-stage FIFO
— PWM output	14-bit, 1-channel
— VISS/VASS circuit	Pulse duty auto detection circuit
— Remote control receiving circuit	8-bit pulse measuring counter, 6-stage FIFO
— General purpose prescaler	7-bit (SYNC1 input frequency divided, FRC capture possible)
— HSYNC counter	12-bit event counter (counts the SYNC1 input.)
• Interruption	22 factors, 15 vectors, multi-interruption possible
• Standby mode	SLEEP/STOP
• Package	100-pin plastic QFP/LQFP
• Piggyback/evaluation chip	CXP87200A 100-pin ceramic QFP/LQFP



### Structure


Silicon gate CMOS IC



**Pin Configuration 1 (Top View) 100-pin QFP package**


**Note)** 1. NC (Pin 90) is always connected to V<sub>DD</sub>.

2. V<sub>ss</sub> (Pins 41 and 88) are both connected to GND.

**Pin Configuration 2 (Top View) 100-pin LQFP package**





**Note)** 1. NC (Pin 88) is always connected to V<sub>DD</sub>.  
 2. V<sub>ss</sub> (Pins 39 and 86) are both connected to GND.




**Pin Description**




Symbol	I/O	Description				
PA0/PPO0 to PA7/PPO7	Output/ Real time output	(Port A) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	(Port B) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	Programmable pattern generator (PPG) output. Functions as high precision real time pulse output port. (19 pins) PB0 and PB2 can be 3-state controlled with PPG.		
PB0/PPO8 to PB7/PPO15	Output/ Real time output					
PC0/PPO16 to PC2/PPO18	I/O/ Real time output	(Port C) 8-bit I/O port, enables to specify I/O by bit unit. Data is gated with PPO or RTO contents by OR-gate and they are output. (8 pins)	(Port D) 8-bit I/O port. Enable to specify I/O by 4-bit unit. Enables to drive 12mA sink current. (8 pins)	Real time pulse generator (RTG) output. Functions as high precision real time pulse output port. (5 pins)		
PC3/RTO3 to PC7/RTO7	I/O/ Real time output					
PD0 to PD7	I/O	(Port E) 8-bit port. Lower 2 bits are input pins and upper 6 bits are output pins. (8 pins)	Input pin to request external interruption. Active when falling edge.			
PE0/INT0/ CKOUT	Input/Input/Output		PC3 can be 3-state controlled with RTG. System clock frequency division output.			
PE1/EC/INT2/ HCOUP	Input/Input/Output		External event input pin for timer/counter.	Input pin to request external interruption. Active when falling edge.		
PE2/PWM0	Output/Output		Coincidence signal output pin for HSYNC counter.			
PE3/PWM1	Output/Output		PWM output pins. (2 pins)			
PE4/DAA0	Output/Output					
PE5/DAA1	Output/Output		DA gate pulse output pins. (4 pins)			
PE6/DAB0	Output/Output					
PE7/DAB1	Output/Output					
AN0 to AN3	Input	Analog input pins to A/D converter. (12 pins)				
PF0/AN4 to PF3/AN7	Input/Input	(Port F) Lower 4 bits are input port and upper 4 bits are output port. Lower 4 bits also serve as standby release input pin. (8 pins)				
PF4/AN8 to PF7/AN11	Output/Input					
SCK0	I/O	Serial clock (CH0) I/O pin.				
SO0	Ouput	Serial data (CH0) output pin.				
SI0	Input	Serial data (CH0) input pin.				
CS0	Input	Serial chip select (CH0) input pin.				

Symbol	I/O	Description	
PG0/CFG	Input/Input	(Port G) 8-bit input port. (8 pins)	Capstan FG input pin.
PG1/DFG	Input/Input		Drum FG input pin.
PG2/DPG	Input/Input		Drum PG input pin.
PG3/PBCTL	Input/Input		Playback CTL pulse input pin. External event input pin of timer/counter.
PG4/SYNC0	Input/Input		Composite sync signal input pin.
PG5/SYNC1	Input/Input		
PG6/EXI0	Input/Input		External input pin to FRC capture unit.
PG7/EXI1	Input/Input		
PH0 to PH7	Output	(Port H) 8-bit output port ; Medium withstand voltage (12V) and high current (12mA), N-ch open drain output. (8 pins)	
PI1/RMC	I/O/Input	(Port I) 7-bit I/O port. I/O port can be specified by bit unit. (7 pins)	Remote control receiving circuit input pin.
PI2/PWM	I/O/Output		14-bit PWM output pin.
PI3/TO/DDO/ADJ	I/O/Output/ Output/Output		Timer/counter, CTL duty detection, 32kHz oscillation adjustment output pin.
PI4/INT1/NMI	I/O/Input/Input		Input pin to request external interruption and non-maskable interruption. Active when falling edge.
PI5/SCK1	I/O/I/O		Serial clock (CH1) I/O pin.
PI6/SO1	I/O/Output		Serial data (CH1) output pin.
PI7/SI1	I/O/Input		Serial data (CH1) input pin.
PJ0 to PJ7	I/O	(Port J) 8-bit I/O port. Function as standby release input can be specified by bit unit. I/O can be specified by bit unit.	
EXTAL	Input		Connecting pin of crystal oscillator for system clock. When supplying the external clock, input the external clock to EXTAL pin and input opposite phase clock to XTAL pin.
XTAL	Output		
TEX	Input		Connecting pin of crystal oscillator for 32kHz timer clock. When used as event counter, input to TEX pin and leave TX pin open. (Feedback resistor is not removed.)
TX	Output		
RST	Input		System reset pin of active "L" level.
MP	Input		Microprocessor mode input pin. Always connect to GND.
AV <sub>DD</sub>			Positive power supply pin of A/D converter.
AV <sub>REF</sub>	Input		Reference voltage input pin of A/D converter.
AV <sub>ss</sub>			GND pin of A/D converter.
V <sub>DD</sub>			Positive power supply pin.
V <sub>ss</sub>			GND pin. Connect both V <sub>ss</sub> pins to GND.

**Input/Output Circuit Formats for Pins**

Pin	Circuit format	When reset
PA0 /PPO0 to PA7/PPO7  PB4/PPO12 to PB7/PPO15  12 pins	 <p>Output becomes active from Hi-Z by data writing to port register.</p>	Hi-Z
PB0 /PPO8 PB2/PPO10  2 pins	 <p>Output becomes active from Hi-Z by data writing to port register.</p>	Hi-Z
PB1/PPO9 PB3/PPO11  2 pins	 <p>Output becomes active from Hi-Z by data writing to port register.</p>	Hi-Z






Pin	Circuit format	When reset
PC0/PPO16 to PC2/PPO18  PC5/RTO5 to PC7/RTO7  6 pins	 <p>Port C</p> <p>PPO, RTO data</p> <p>Port C data</p> <p>Port C direction</p> <p>(Every bit)</p> <p>IP</p> <p>RD (Port C)</p> <p>RD (Port C direction)</p> <p>Data bus</p> <p>Data bus</p>	Hi-Z
PC3/RTO3  1 pins	 <p>RTO3</p> <p>PC3 data</p> <p>PC3 direction</p> <p>RD</p> <p>Data bus</p> <p>RTG interruption control register bit7 3-state control selection</p> <p>RTO4</p>	Hi-Z
PC4/RTO4  1 pins	 <p>RTO4</p> <p>PC4 data</p> <p>PC4 direction</p> <p>RD</p> <p>Data bus</p> <p>RD</p> <p>RTO data is OR-gate data of ch0 and ch1.</p>	Hi-Z

Pin	Circuit format	When reset
PD0 to PD7 8 pins		Hi-Z
PE0/INT0/CKOUT 1 pin		Hi-Z
PE1/EC/INT2/HCOUT 1 pin		Hi-Z

Pin	Circuit format	When reset
PE2/PWM0 PE3/PWM1 PE4/DAA0 PE5/DAA1 4 pins	<p>Port E</p> <p>DA gate output or PWM output</p> <p>Hi-Z control</p> <p>Port E data</p> <p>Port/DA output select</p> <p>Data bus</p> <p>RD (Port E)</p>	Hi-Z
PE6/DAB0 PE7/DAB1 2 pins	<p>Port E</p> <p>DA gate output</p> <p>Hi-Z control</p> <p>Port E data</p> <p>Port/DA output select</p> <p>Data bus</p> <p>RD (Port E)</p>	H level
AN0 to AN3 4 pins	<p>Input multiplexer</p> <p>IP</p> <p>A/D converter</p>	Hi-Z
PF0/AN4 to PF3/AN7 4 pins	<p>Port F</p> <p>Input multiplexer</p> <p>IP</p> <p>A/D converter</p> <p>Differential amplifier</p> <p>Data bus</p> <p>RD (Port F)</p>	Hi-Z

Pin	Circuit format	When reset
PF4/AN8 to PF7/AN11  4 pins	<p>Port F</p> <p>Input multiplexer</p>	Hi-Z
PG0/CFG PG1/DFG PG2/DPG PG3/PBCTL PG4/SYNC0 PG5/SYNC1 PG6/EXI0 PG7/EXI1  8 pins	<p>Port G</p> <p>Schmitt input</p> <p>Servo input</p> <p>Data bus</p> <p>RD (Port G)</p> <p>Note) For PG4/SYNC0, PG5/SYNC1, CMOS schmitt input and TTL schmitt input can be selected with the mask option.</p>	Hi-Z
PH0 to PH7  8 pins	<p>Port H</p> <p>Medium withstand voltage 12V</p> <p>High current 12mA</p>	Hi-Z
PI2/PWM PI3/TO/ DDO/ADJ  2 pins	<p>Port I</p> <p>Port I function select</p> <p>MPX</p> <p>Port I data</p> <p>Port I direction</p> <p>Data bus</p> <p>RD (Port I)</p>	Hi-Z

Pin	Circuit format	When reset
PI1/RMC PI4/INT1/NMI PI7/SI1 3 pins	<p>Port I</p> <p>PI1: To remote control circuit PI4: To interruption circuit PI7: To serial CH1</p>	Hi-Z
PI5/SCK1 PI6/SO1 2 pins	<p>Port I</p> <p>Note) (PI5 is schmitt input) (PI6 is inverter input)</p>	Hi-Z
PJ0 to PJ7 8 pins	<p>Port J</p> <p>Edge detection</p>	Hi-Z
CS0 SIO 2 pins	<p>Schmitt input</p> <p>To SIO</p>	Hi-Z
SO0 1 pin	<p>SO0 from SIO</p> <p>SO0 output enable</p>	Hi-Z

Pin	Circuit format	When reset
<u>SCK0</u> 1 pin	 <p>Internal serial clock from SIO</p> <p>SCK0 output enable</p> <p>External serial clock to SIO</p> <p>Schmitt input</p>	Hi-Z
EXTAL XTAL 2 pins	 <ul style="list-style-type: none"> <li>Shows the circuit composition during oscillation.</li> <li>Feedback resistor is removed during stop.</li> </ul>	Oscillation
TEX TX 2 pins	 <ul style="list-style-type: none"> <li>Shows the circuit composition during oscillation.</li> <li>Feedback resistor is removed during 32kHz oscillation circuit stop by software.</li> <li>At this time TEX pin outputs "L" level and TX pin outputs "H" level.</li> </ul>	Oscillation
<u>RST</u> 1 pin	 <p>Mask option</p> <p>Pull-up resistor</p> <p>Schmitt input</p>	L level
MP 1 pin	 <p>IP</p> <p>CPU mode</p>	Hi-Z

**Absolute Maximum Ratings**(V<sub>ss</sub>=0V)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V <sub>DD</sub>	-0.3 to +7.0	V	
	A <sub>VDD</sub>	A <sub>Vss</sub> to +7.0* <sup>1</sup>	V	
	A <sub>Vss</sub>	-0.3 to +0.3	V	
Input voltage	V <sub>IN</sub>	-0.3 to +7.0* <sup>2</sup>	V	
Output voltage	V <sub>OUT</sub>	-0.3 to +7.0* <sup>2</sup>	V	
Medium withstand output voltage	V <sub>OUTP</sub>	-0.3 to +15.0	V	PH pin
High level output current	I <sub>OH</sub>	-5	mA	
High level total output current	$\Sigma I_{OH}$	-50	mA	Total of output pins
Low level output current	I <sub>OL</sub>	15	mA	Other than high current output pins: per pin
	I <sub>OLC</sub>	20	mA	High current port pin* <sup>3</sup> : per pin
Low level total output current	$\Sigma I_{OL}$	130	mA	Total of output pins
Operating temperature	T <sub>opr</sub>	-20 to +75	°C	
Storage temperature	T <sub>stg</sub>	-55 to +150	°C	
Allowable power dissipation	P <sub>D</sub>	600	mW	QFP package type
		380		LQFP package type

\*<sup>1</sup> A<sub>VDD</sub> and V<sub>DD</sub> should be set to a same voltage.\*<sup>2</sup> V<sub>IN</sub> and V<sub>OUT</sub> should not exceed V<sub>DD</sub> + 0.3V.\*<sup>3</sup> The high current operation transistors are the N-CH transistors of the PD and PH ports.

**Note)** Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

## Recommended Operating Conditions

(Vss = 0V)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V <sub>DD</sub>	3.0	5.5	V	Guaranteed range during high speed mode (1/2 dividing clock) operation
		2.7	5.5		Guaranteed range during low speed mode. (1/16 dividing clock) operation
		2.7	5.5		Guaranteed operation range by TEX clock
		2.5	5.5		Guaranteed data hold operation range during STOP
Analog power supply	A <sub>VDD</sub>	3.0	5.5	V	*1
High level input voltage	V <sub>IH</sub>	0.7V <sub>DD</sub>	V <sub>DD</sub>	V	*2
	V <sub>IHS</sub>	0.8V <sub>DD</sub>	V <sub>DD</sub>	V	CMOS schmitt input*3 and PE0/INT0 pin
			5.5	V	CMOS schmitt input*7
	V <sub>IHTS</sub>	2.2	5.5	V	TTL schmitt input*4
	V <sub>IHEX</sub>	V <sub>DD</sub> – 0.4	V <sub>DD</sub> + 0.3	V	EXTAL pin*5, *8 TEX pin*6, *8
		V <sub>DD</sub> – 0.2	V <sub>DD</sub> + 0.2	V	EXTAL pin*5, *9 TEX pin*6, *9
Low level input voltage	V <sub>IL</sub>	0	0.3V <sub>DD</sub>	V	*2, *8
			0.2V <sub>DD</sub>	V	*2, *9
	V <sub>IILS</sub>	0	0.2V <sub>DD</sub>	V	CMOS schmitt input*3 and PE0/INT0 pin
	V <sub>IILTS</sub>	0	0.8	V	TTL schmitt input*4
	V <sub>IILEX</sub>	-0.3	0.4	V	EXTAL pin*5, *8 TEX pin*6, *8
		-0.3	0.2	V	EXTAL pin*5, *9 TEX pin*6, *9
Operating temperature	Topr	-20	+75	°C	

\*1 A<sub>VDD</sub> and V<sub>DD</sub> should be set to a same voltage.

\*2 Normal input port (each pin of PC, PD, PF0 to PF3, PG, PI and PJ), MP pin.

\*3 Each pin of SCK0, RST, PE1/EC/INT2, PI1/RMC, PI4/INT1/NMI, PI5/SCK1 and PI7/SI1.

\*4 Each pin of PG4 and PG5 (When TTL schmitt input is selected with mask option)

\*5 It specifies only when the external clock is input.

\*6 It specifies only when the external event count clock is input.

\*7 Each pin of CS0, SI0, and PG (For PG4 and PG5, when CMOS schmitt input is selected with mask option.)

\*8 When the range of supply voltage (V<sub>DD</sub>) is within 4.5 to 5.5V.\*9 When the range of supply voltage (V<sub>DD</sub>) is within 3.0 to 3.6V.

**Electrical Characteristics****DC Characteristics****Supply Voltage (V<sub>DD</sub>) 4.5 to 5.5V**(Ta = -20 to +75°C, V<sub>SS</sub> = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V <sub>OH</sub>	PA to PD, PE2 to PE7, PF4 to PF7, PH (Vol only) PI1 to PI7 PJ, SO0, SCK0	V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = -0.5mA	4.0			V
			V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = -1.2mA	3.5			V
Low level output voltage	V <sub>OL</sub>	PD, PH	V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 1.8mA			0.4	V
			V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 3.6mA			0.6	V
Input current	I <sub>IHE</sub>	EXTAL	V <sub>DD</sub> = 5.5V, V <sub>IH</sub> = 5.5V	0.5		40	μA
	I <sub>IIE</sub>		V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V	-0.5		-40	μA
	I <sub>IHT</sub>	TEX	V <sub>DD</sub> = 5.5V, V <sub>IH</sub> = 5.5V	0.1		10	μA
	I <sub>ILT</sub>		V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V	-0.1		-10	μA
	I <sub>ILR</sub>	RST*1		-1.5		-400	μA
I/O leakage current	I <sub>Iz</sub>	PA to PG, PI, PJ, MP AN0 to AN3, CS0, SI0, SO0 SCK0, RST*1	V <sub>DD</sub> =5.5V, V <sub>I</sub> =0, 5.5V			±10	μA
Open drain output leakage current (N-CH Tr OFF in state)	I <sub>LOH</sub>	PH	V <sub>DD</sub> = 5.5V V <sub>OH</sub> = 12V			50	μA
Supply current*2	I <sub>DD1</sub>	V <sub>DD</sub>	16MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 15pF) V <sub>DD</sub> = 5V ± 0.5V*3		28	45	mA
	I <sub>DDS1</sub>		SLEEP mode V <sub>DD</sub> = 5V ± 0.5V		1.7	8	mA
	I <sub>DD2</sub>		32kHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 47pF) V <sub>DD</sub> = 3V ± 0.3V		40	100	μA
	I <sub>DDS2</sub>		SLEEP mode V <sub>DD</sub> = 3V ± 0.3V		10	30	μA
	I <sub>DDS3</sub>		STOP mode (EXTAL and TEX pins oscillation stop) V <sub>DD</sub> = 5V ± 0.5V			10	μA
Input capacity	C <sub>IN</sub>	Other than V <sub>DD</sub> , V <sub>SS</sub> , AV <sub>DD</sub> , and AV <sub>SS</sub>	Clock 1MHz 0V other than the measured pins		10	20	pF

\*1 RST pin specifies the input current when the pull-up resistor is selected, and specifies leakage current when non-resistor is selected.

\*2 When entire output pins are open.

\*3 When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEH) to "00" and operating in high speed mode (1/2 dividing clock).

Supply Voltage ( $V_{DD}$ ) 3.0 to 3.6V

(Ta = -20 to +75°C, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	$V_{OH}$	PA to PD, PE2 to PE7, PF4 to PF7,	$V_{DD} = 3.0V, I_{OH} = -0.15mA$	2.7			V
			$V_{DD} = 3.0V, I_{OH} = -0.5mA$	2.3			V
Low level output voltage	$V_{OL}$	PH (Vol only) PI1 to PI7 PJ, SO0, SCK0	$V_{DD} = 3.0V, I_{OL} = 1.2mA$			0.3	V
			$V_{DD} = 3.0V, I_{OL} = 1.6mA$			0.5	V
		PD, PH	$V_{DD} = 3.0V, I_{OL} = 5mA$			1.0	V
Input current	I <sub>IHE</sub>	EXTAL	$V_{DD} = 3.6V, V_{IH} = 3.6V$	0.3		20	$\mu A$
	I <sub>IIE</sub>		$V_{DD} = 3.6V, V_{IL} = 0.3V$	-0.3		-20	$\mu A$
	I <sub>IHT</sub>	TEX	$V_{DD} = 3.6V, V_{IH} = 3.6V$	0.1		10	$\mu A$
	I <sub>ILT</sub>		$V_{DD} = 3.6V, V_{IL} = 0.3V$	-0.1		-10	$\mu A$
	I <sub>ILR</sub>	RST*1		-0.9		-200	$\mu A$
I/O leakage current	I <sub>Iz</sub>	PA to PG, PI, PJ, MP AN0 to AN3, CS0, SI0, SO0 SCK0, RST*1	$V_{DD} = 3.6V, V_I = 0, 3.6V$			$\pm 10$	$\mu A$
Open drain output leakage current	I <sub>LOH</sub>	PH	$V_{DD} = 3.6V, V_{OH} = 12V$			50	$\mu A$
Supply current*2	I <sub>DD1</sub>	V <sub>DD</sub>	12MHz crystal oscillation ( $C_1 = C_2 = 15pF$ ) $V_{DD} = 3.3V \pm 0.3V$ *3		13	25	mA
	I <sub>DDS1</sub>		SLEEP mode $V_{DD} = 3.3V \pm 0.3V$		0.8	2.5	mA
	I <sub>DDS3</sub>		STOP mode (EXTAL and TEX pins oscillation stop) $V_{DD} = 3.3V \pm 0.3V$			10	$\mu A$
Input capacity	C <sub>IN</sub>	Other than V <sub>DD</sub> , V <sub>SS</sub> , AV <sub>DD</sub> , and AV <sub>SS</sub>	Clock 1MHz 0V other than the measured pins		10	20	pF

\*1 RST pin specifies the input current when the pull-up resistor is selected, and specifies leakage current when non-resistor is selected.

\*2 When entire output pins are open.

\*3 When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEH) to "00" and operating in high speed mode (1/2 dividing clock).




**AC Characteristics****(1) Clock timing**

(Ta = -20 to +75°C, VDD = 3.0 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit	
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2	VDD = 4.5 to 5.5V	1	16	MHz
					1	12	
System clock input pulse width	txL, txH	XTAL EXTAL	Fig. 1, Fig. 2 (External clock drive)	VDD = 4.5 to 5.5V	28		ns
					37.5		
System clock input rise and fall times	tCR, tCF	XTAL EXTAL	Fig. 1, Fig. 2 (external clock drive)		200	ns	
Event count clock input pulse width	tEH, tEL	EC	Fig. 3		tsys × 4*	ns	
Event count clock input rise and fall times	tER, tEF	EC	Fig. 3		20	ms	
System clock frequency	fc	TEX TX	Fig. 2 VDD = 2.7 to 5.5V (32kHz clock applied condition)	32.768		kHz	
Event count clock input pulse width	tTL, tTH	TEX	Fig. 3	10		μs	
Event count clock input rise and fall times	tTR, tTF	TEX	Fig. 3		20	ms	

\* tsys indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

**Fig. 1. Clock timing****Fig. 2. Clock applied condition****Fig. 3. Event count clock timing**

## (2) Serial transfer (CH0)

(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
$\overline{CS} \downarrow \rightarrow \overline{SCK}$ delay time	t <sub>DCSK</sub>	SCK0	Chip select transfer mode (SCK = output mode)		t <sub>sys</sub> + 200	ns
$\overline{CS} \uparrow \rightarrow \overline{SCK}$ floating delay time	t <sub>DCKSF</sub>	SCK0	Chip select transfer mode (SCK = output mode)		t <sub>sys</sub> + 200	ns
$\overline{CS} \downarrow \rightarrow SO$ delay time	t <sub>DCSO</sub>	SO0	Chip select transfer mode		t <sub>sys</sub> + 200	ns
$\overline{CS} \downarrow \rightarrow SO$ floating delay time	t <sub>DCSOF</sub>	SO0	Chip select transfer mode		t <sub>sys</sub> + 200	ns
$\overline{CS}$ high level width	t <sub>WHCS</sub>	CS0	Chip select transfer mode	t <sub>sys</sub> +200		ns
SCK cycle time	t <sub>KCY</sub>	SCK0	Input mode	2t <sub>sys</sub> + 200		ns
			Output mode	8000/fc		ns
SCK high and low level widths	t <sub>KH</sub> t <sub>KL</sub>	SCK0	Input mode	t <sub>sys</sub> + 100		ns
			Output mode	8000/fc – 100		ns
SI input setup time (against $\overline{SCK} \uparrow$ )	t <sub>SIK</sub>	SI0	SCK input mode	-t <sub>sys</sub> + 100		ns
			SCK output mode	200		ns
SI input hold time (against $\overline{SCK} \uparrow$ )	t <sub>ksi</sub>	SI0	SCK input mode	2t <sub>sys</sub> + 100		ns
			SCK output mode	100		ns
$SCK \downarrow \rightarrow SO$ delay time	t <sub>ks0</sub>	SO0	SCK input mode		2t <sub>sys</sub> + 200	ns
			SCK output mode		100	ns

**Note 1)** t<sub>sys</sub> indicates three values according to the contents of the clock control register (address; 00FEH)  
upper 2 bits (CPU clock selection).

t<sub>sys</sub> [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

**Note 2)** CS, SCK, SI and SO means each pin of  $\overline{CS} \rightarrow \overline{CS0}$ ,  $\overline{SCK} \rightarrow SCK0$ , SI  $\rightarrow$  SI0, and SO  $\rightarrow$  SO0 respectively.

**Note 3)** The load of  $\overline{SCK}$  output mode and SO output delay time is 50pF + 1TTL.

## (2) Serial transfer (CH0)

(Ta = -20 to +75°C, VDD = 3.0 to 3.6V, Vss = 0V)


Item	Symbol	Pins	Conditions	Min.	Max.	Unit
$\overline{CS} \downarrow \rightarrow \overline{SCK}$ delay time	t <sub>DCSK</sub>	SCK0	Chip select transfer mode (SCK = output mode)		t <sub>sys</sub> + 250	ns
$\overline{CS} \uparrow \rightarrow \overline{SCK}$ floating delay time	t <sub>DCSKF</sub>	SCK0	Chip select transfer mode (SCK = output mode)		t <sub>sys</sub> + 200	ns
$\overline{CS} \downarrow \rightarrow SO$ delay time	t <sub>DCSO</sub>	SO0	Chip select transfer mode		t <sub>sys</sub> + 250	ns
$\overline{CS} \downarrow \rightarrow SO$ floating delay time	t <sub>DCSOF</sub>	SO0	Chip select transfer mode		t <sub>sys</sub> + 200	ns
$\overline{CS}$ high level width	t <sub>WHCS</sub>	$\overline{CS0}$	Chip select transfer mode	t <sub>sys</sub> + 200		ns
$\overline{SCK}$ cycle time	t <sub>KCY</sub>	$\overline{SCK0}$	Input mode	2t <sub>sys</sub> + 200		ns
			Output mode	8000/fc		ns
$\overline{SCK}$ high and low level widths	t <sub>KH</sub> t <sub>KL</sub>	$\overline{SCK0}$	Input mode	t <sub>sys</sub> + 100		ns
			Output mode	8000/fc - 150		ns
SI input setup time (against $\overline{SCK} \uparrow$ )	t <sub>SIK</sub>	SI0	$\overline{SCK}$ input mode	-t <sub>sys</sub> + 100		ns
			$\overline{SCK}$ output mode	200		ns
SI input hold time (against $\overline{SCK} \uparrow$ )	t <sub>ksi</sub>	SI0	$\overline{SCK}$ input mode	2t <sub>sys</sub> + 100		ns
			$\overline{SCK}$ output mode	100		ns
$\overline{SCK} \downarrow \rightarrow SO$ delay time	t <sub>kso</sub>	SO0	$\overline{SCK}$ input mode		2t <sub>sys</sub> + 250	ns
			$\overline{SCK}$ output mode		125	ns

**Note 1)** t<sub>sys</sub> indicates three values according to the contents of the clock control register (address; 00FEH)  
upper 2 bits (CPU clock selection).

t<sub>sys</sub> [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

**Note 2)**  $\overline{CS}$ ,  $\overline{SCK}$ , SI and SO means each pin of  $\overline{CS} \rightarrow \overline{CS0}$ ,  $\overline{SCK} \rightarrow SCK0$ , SI  $\rightarrow$  SI0, and SO  $\rightarrow$  SO0 respectively.

**Note 3)** The load of  $\overline{SCK}$  output mode and SO output delay time is 50pF.

**Fig. 4. Serial transfer timing (CH0)**

**Serial transfer (CH1) (SIO mode)**

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
<u>SCK1</u> cycle time	t <sub>KCY</sub>	<u>SCK1</u>	Input mode	2t <sub>sys</sub> + 200		ns
			Output mode	16000/fc		ns
<u>SCK1</u> high and low level widths	t <sub>KH</sub> t <sub>KL</sub>	<u>SCK1</u>	Input mode	t <sub>sys</sub> +100		ns
			Output mode	8000/fc – 50		ns
SI1 input setup time (against SCK1 ↑)	t <sub>SIK</sub>	SI1	<u>SCK1</u> input mode	100		ns
			<u>SCK1</u> output mode	200		ns
SI1 input hold time (against SCK1 ↑)	t <sub>KSI</sub>	SI1	<u>SCK1</u> input mode	t <sub>sys</sub> + 200		ns
			<u>SCK1</u> output mode	100		ns
SCK1 ↓ → SO1 delay time	t <sub>KSO</sub>	SO1	<u>SCK1</u> input mode		t <sub>sys</sub> + 200	ns
			<u>SCK1</u> output mode		100	ns

**Note 1)** t<sub>sys</sub> indicates three values according to the contents of the clock control register (address; 00FEH)  
upper 2 bits (CPU clock selection).

t<sub>sys</sub> [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

**Note 2)** The load of SCK1 output mode and SO1 output delay time is 50pF + 1TTL.

**Serial transfer (CH1) (SIO mode)**


(Ta = -20 to +75°C, VDD = 3.0 to 3.6V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
<u>SCK1</u> cycle time	t <sub>KCY</sub>	<u>SCK1</u>	Input mode	2t <sub>sys</sub> + 200		ns
			Output mode	16000/fc		ns
<u>SCK1</u> high and low level widths	t <sub>KH</sub> t <sub>KL</sub>	<u>SCK1</u>	Input mode	t <sub>sys</sub> + 100		ns
			Output mode	8000/fc – 150		ns
SI1 input setup time (against SCK1 ↑)	t <sub>SIK</sub>	SI1	<u>SCK1</u> input mode	100		ns
			<u>SCK1</u> output mode	200		ns
SI1 input hold time (against SCK1 ↑)	t <sub>KSI</sub>	SI1	<u>SCK1</u> input mode	t <sub>sys</sub> + 200		ns
			<u>SCK1</u> output mode	100		ns
SCK1 ↓ → SO1 delay time	t <sub>KSO</sub>	SO1	<u>SCK1</u> input mode		t <sub>sys</sub> + 250	ns
			<u>SCK1</u> output mode		125	ns

**Note 1)** t<sub>sys</sub> indicates three values according to the contents of the clock control register (address; 00FEH)  
upper 2 bits (CPU clock selection).

t<sub>sys</sub> [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

**Note 2)** The load of SCK1 output mode and SO1 output delay time is 50pF.

**Fig. 5. Serial transfer CH1 timing (SIO mode)**

**Serial transfer (CH1) (Special mode)**(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
SO1 cycle time	t <sub>LCY</sub>	SO1 SI1	Note 1)		104		μs
SI1 data setup time	t <sub>LSU</sub>	SI1		2			μs
SI1 data hold time	t <sub>LHD</sub>	SI1		2			μs

**Note 1)** t<sub>LCY</sub> specifies only serial mode register (CH1) (SIOM1: Address 01FAH) lower 2 bits (SO1 clock selection) has been set at 104μs.

**Note 2)** The load of SO1 pin is 50pF + 1TTL.


**Serial transfer (CH1) (Special mode)**(Ta = -20 to +75°C, V<sub>DD</sub> = 3.0 to 3.6V, V<sub>SS</sub> = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
SO1 cycle time	t <sub>LCY</sub>	SO1 SI1	Note 1)		104		μs
SI1 data setup time	t <sub>LSU</sub>	SI1		2			μs
SI1 data hold time	t <sub>LHD</sub>	SI1		2			μs

**Note 1)** t<sub>LCY</sub> specifies only serial mode register (CH1) (SIOM1: Address 01FAH) lower 2 bits (SO1 clock selection) has been set at 104μs.

**Note 2)** The load of SO1 pin is 50pF.

**Fig. 6. Serial transfer CH1 timing (Special mode)**




## (3) General purpose prescaler

(Ta = -20 to +75°C, VDD = 3.0 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
External clock input frequency	fPCK	SYNC1				12	MHz
External clock input pulse width	tWH, tWL	SYNC1		33			ns
External clock input rise and fall times	tR, tF	SYNC1				200	ns

Fig. 7. General purpose prescaler timing



## (4) HSYNC counter

(Ta = -20 to +75°C, VDD = 3.0 to 5.5V, Vss = 0V)


Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	unit
External clock input frequency	fHCK	SYNC1				12	MHz
External clock input pulse width	tWH, tWL	SYNC1		33			ns
External clock input rise/fall time	tR tF	SYNC1				200	ns
HCOUT output delay time (against SYNC1 ↑)	tHLH	HCOUT	External clock input SYNC1 tR = tF = 6ns		tsys + 130	tsys + 220	ns
	tHHL				tsys + 90	tsys + 150	ns
HCOUT output rise/fall time	tTLH	HCOUT	External clock input SYNC1 tR = tF = 6ns		100	280	ns
	tTHL				30	70	ns

**Note 1)** tsys indicates three values according to the contents of the clock control register (address; 00FEH)  
upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

**Note 2)** The load of HCOUT pin is 50pF.

Fig. 8. HSYNC counter timing




(5) A/D converter characteristics (Ta = -20 to +75°C, V<sub>DD</sub> = AV<sub>DD</sub> = 4.5 to 5.5V, AV<sub>REF</sub> = 4.0 to AV<sub>DD</sub>, V<sub>SS</sub> = AV<sub>SS</sub> = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C V <sub>DD</sub> = AV <sub>DD</sub> = AV <sub>REF</sub> = 5.0V			±1	LSB
Absolute error			V <sub>SS</sub> = AV <sub>SS</sub> = 0V			±2	LSB
Conversion time	t <sub>CONV</sub>			160/f <sub>ADC</sub> *			μs
Sampling time	t <sub>SAMP</sub>			12/f <sub>ADC</sub> *			μs
Reference input voltage	V <sub>REF</sub>	AV <sub>REF</sub>	V <sub>DD</sub> = AV <sub>DD</sub> = 4.5 to 5.5V	AV <sub>DD</sub> - 0.5		AV <sub>DD</sub>	V
Analog input voltage	V <sub>IAN</sub>	AN0 to AN11		0			V
AV <sub>REF</sub> current	I <sub>REF</sub>	AV <sub>REF</sub>	Operating mode		0.6	1.0	mA
	I <sub>REFS</sub>		SLEEP mode STOP mode 32kHz operating mode			10	μA

(Ta = -20 to +75°C, V<sub>DD</sub> = AV<sub>DD</sub> = 3.0 to 3.6V, AV<sub>REF</sub> = 2.7 to AV<sub>DD</sub>, V<sub>SS</sub> = AV<sub>SS</sub> = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C V <sub>DD</sub> = AV <sub>DD</sub> = AV <sub>REF</sub> = 5.0V			±1	LSB
Absolute error						±2	LSB
Conversion time	t <sub>CONV</sub>			160/f <sub>ADC</sub> *			μs
Sampling time	t <sub>SAMP</sub>			12/f <sub>ADC</sub> *			μs
Reference input voltage	V <sub>REF</sub>	AV <sub>REF</sub>	V <sub>DD</sub> = AV <sub>DD</sub> = 3.0 to 3.6V	AV <sub>DD</sub> - 0.3		AV <sub>DD</sub>	V
Analog input voltage	V <sub>IAN</sub>	AN0 to AN11		0			V
AV <sub>REF</sub> current	I <sub>REF</sub>	AV <sub>REF</sub>	Operating mode		0.4	0.7	mA
	I <sub>REFS</sub>		SLEEP mode STOP mode 32kHz operating mode			10	μA

Fig. 9. Definitions of A/D converter terms



\* The value of f<sub>ADC</sub> is as follows by selecting ADC operation clock (MSC: Address 01FFH bit 0).

When PS2 is selected, f<sub>ADC</sub> = fc/2

When PS1 is selected, f<sub>ADC</sub> = fc

## (6) Interruption, reset input

(Ta = -20 to +75°C, V<sub>DD</sub> = 3.0 to 5.5V, V<sub>SS</sub> = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
External interruption high and low level widths	t <sub>IH</sub> t <sub>IL</sub>	<u>INT0</u> <u>INT1</u> <u>INT2</u> <u>NMI</u> PJ0 to PJ7		1		μs
Reset input low level width	t <sub>RLS</sub>	<u>RST</u>		32/fc		μs

Fig. 10. Interruption input timing





Fig. 11. Reset input timing




## (7) Others

(Ta = -20 to +75°C, V<sub>DD</sub> = 3.0 to 5.5V, V<sub>SS</sub> = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
CFG input high and low level widths	t <sub>CFH</sub> t <sub>CFL</sub>	CFG		t <sub>FRC</sub> × 24 + 200		ns
DFG input high and low level widths	t <sub>DFH</sub> t <sub>DFL</sub>	DFG		t <sub>FRC</sub> × 16 + 200		ns
DPG minimum pulse width	t <sub>DPW</sub>	DPG		t <sub>FRC</sub> × 8 + 200		ns
DPG minimum removal time	t <sub>rem</sub>	DPG		t <sub>FRC</sub> × 16 + 200		ns
PBCTL input high and low level widths	t <sub>CTH</sub> t <sub>CTL</sub>	<u>PBCTL</u>	t <sub>sys</sub> = 2000/fc	t <sub>FRC</sub> × 8+200 + t <sub>sys</sub>		ns
EXI input high and low level widths	t <sub>EIH</sub> t <sub>EIL</sub>	EXI0 EXI1	t <sub>sys</sub> = 2000/fc	t <sub>FRC</sub> × 8+200 + t <sub>sys</sub>		ns

**Note)** t<sub>sys</sub> indicates three values according to the contents of the clock control register (address; 00FEH)  
upper 2 bits (CPU clock selection).

t<sub>sys</sub> [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")t<sub>FRC</sub> = 1000/fc [ns]

**Fig. 12. Other timings**

**Supplement****Fig. 13. Recommended oscillation circuit**

Manufacturer	Model	fc (MHz)	C1 (pF)	C2 (pF)	Rd ( $\Omega$ )	Circuit example		
RIVER ELETEC CO., LTD.	HC-49/U03	8.00	10	10	0	(i)		
		10.00						
		12.00	5	5				
		16.00						
KINSEKI LTD.	HC-49/U (-S)	8.00	16 (12)	16 (12)	0	(i)		
		10.00	16 (12)	16 (12)				
		12.00	12	12				
		16.00	12	12				
	P3	32.768kHz	30	18	470K	(ii)		


**Mask option table**

Item	Content	
Reset pin pull-up resistor	Non-existent	Existant
Input circuit format*	C-MOS schmitt	TTL schmitt


\* In PG4/SYNC0 pin and PG5/SYNC1 pin, the input circuit format can be selected to every pin. However, TTL shmitt can not be selected when the supply voltage ( $V_{DD}$ ) ranges 3.0V to 5.5V.

## Characteristics Curve


**I<sub>DD</sub> vs. V<sub>DD</sub>**  
(f<sub>c</sub> = 16MHz, Ta = 25°C, Typical)




**I<sub>DD</sub> vs. V<sub>DD</sub>**  
(f<sub>c</sub> = 12MHz, Ta = 25°C, Typical)



**I<sub>DD</sub> vs. f<sub>c</sub>**  
(V<sub>DD</sub> = 5.0V, Ta = 25°C, Typical)




**I<sub>DD</sub> vs. f<sub>c</sub>**  
(V<sub>DD</sub> = 3.3V, Ta = 25°C, Typical)



## Package Outline

Unit: mm

100PIN QFP (PLASTIC)




## PACKAGE STRUCTURE

SONY CODE	QFP-100P-L01
EIAJ CODE	*QFP100-P-1420-A
JEDEC CODE	-----

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	1.4g

100PIN LQFP (PLASTIC)



## PACKAGE STRUCTURE

SONY CODE	LQFP-100P-L01
EIAJ CODE	*QFP100-P-1414-A
JEDEC CODE	-----

PACKAGE MATERIAL	EPOXY/PHENOL RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	-----