



CYPRESS


PRELIMINARY

CY22313


## Two-PLL Clock Generator with Direct Rambus™ (Lite) Support

Features	Benefits
<b>Two integrated phase-locked loops (PLLs)</b>	High-performance PLL tailored for multimedia applications
<b>Ultra-accurate PLLs</b>	Frequency tolerance within 1 PPM on all frequencies
<b>Direct Rambus™ clock support</b>	One pair of differential output drivers, identical specification to CY2212
<b>Two input selects</b>	Selectable 54.0-/53.946-MHz output and 294.912-/393.216-MHz Rambus® output
<b>3.45V core; 3.45V, 2.5V, 1.8V, and 1.675V outputs</b>	Supports output voltage requirements
<b>24-pin TSSOP package</b>	Industry-standard packaging saves on board space

### Block Diagram



### Pin Configuration



### Frequency Select Tables

<b>FS</b>	<b>54MOUT</b>	<b>Unit</b>	<b>PPM</b>
0	54	MHz	0
1	53.94605395	MHz	-1

<b>S</b>	<b>CLK, CLKB</b>	<b>Unit</b>	<b>PPM</b>
0	294.912	MHz	0
1	393.216	MHz	0

<b>LCLK</b>	<b>Unit</b>	<b>PPM</b>
9.216	MHz	0

**Pin Description**

Name	Pin Numbers	Pin Description
$V_{DDRP}$	1	<b>Power for DRCG PLL</b>
$V_{SSRP}$	2	<b>Ground for DRCG PLL</b>
$X_{out}$	3	<b>Crystal Output</b>
$X_{in}$	4	<b>Crystal Input</b>
NC	5	<b>Do Not Connect, Leave Floating</b>
$V_{SSVPA}$	6	<b>Analog Ground For Video PLL</b>
$V_{DDVPA}$	7	<b>Analog Power for Video PLL</b>
$V_{SS54}$	8	<b>Ground for 54MOUT</b>
54MOUT	9	<b>54-MHz/53.94605395-MHz Output</b>
FS	10	<b>Frequency Select Pin for 54MOUT (internal pull-down resistor)</b>
$V_{DD54}$	11	<b>Power for 54MOUT</b>
$V_{DDVP}$	12	<b>Power for Video PLL</b>
$V_{SSVP}$	13	<b>Ground for Video PLL</b>
LCLK	14	<b>LCLK Output</b>
$V_{SSL}$	15	<b>Ground for LCLK</b>
$V_{DDL}$	16	<b>Power for LCLK</b>
NC	17	<b>Do Not Connect, Leave Floating</b>
$V_{DDR}$	18	<b>Power for DRCG CLK/CLKB</b>
$V_{SSR}$	19	<b>Ground for DRCG CLK/CLKB</b>
CLKB	20	<b>Output Clock to Rambus (complement)</b>
CLK	21	<b>Output Clock to Rambus</b>
$V_{SSR}$	22	<b>Ground for DRCG CLK/CLKB</b>
$V_{DDR}$	23	<b>Power for DRCG CLK/CLKB</b>
S	24	<b>Frequency Select Pin for DRCG CLK/CLKB (internal pull-up resistor)</b>

### Absolute Maximum Conditions

(Above which the useful life may be impaired. For user guidelines; not tested.)

Supply Voltage ..... -0.5V to +4.0V

DC Input Voltage ..... -0.5V to + (V<sub>DD</sub> + 0.5V)

Storage Temperature ..... -65°C to +125°C

Static Discharge Voltage  
(per MIL-STD-883, Method 3015) ..... 2000V

Latch-up (per JEDEC 17) .....  $\geq \pm 200$  mA

### Recommended Operating Conditions<sup>[1]</sup>

Parameter	Description	Min.	Typ.	Max.	Unit
V <sub>DDRP</sub> , V <sub>DDVPA</sub> , V <sub>DDVP</sub> , V <sub>DDR</sub>	Supply Voltage for PLL's, Crystal Oscillator, and 3.45V Outputs	3.15	3.45	3.6	V
V <sub>DD54</sub> (2.5V)	Supply Voltage for 2.5V Outputs	2.25	2.5	2.75	V
V <sub>DD54</sub> (1.675V)	Supply Voltage for 1.675V Outputs	1.6	1.675	1.75	V
V <sub>DDL</sub>	Supply Voltage for 1.8V Outputs	1.6	1.8	2.0	V
t <sub>PU</sub>	Power-up time for all V <sub>DDS</sub> to reach minimum specified voltage (power ramps must be monotonic)	0.05		500	ms
T <sub>A</sub>	Operating Temperature, Ambient	0		+85	°C
C <sub>LOAD_54MOUT</sub>	Max. Load Capacitance, CMOS Output			15	pF
f <sub>REF</sub>	External Reference Crystal		18.432		MHz

### Electrical Specifications

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
I <sub>OH</sub> <sup>[2]</sup>	Output High Current, 2.5V outputs <sup>[3]</sup>	V <sub>OH</sub> = V <sub>DD</sub> - 0.5, V <sub>DD</sub> = 2.5V	8	16		mA
	Output High Current, 1.8V outputs <sup>[3]</sup>	V <sub>OH</sub> = V <sub>DD</sub> - 0.5, V <sub>DD</sub> = 1.8V	6	12		mA
	Output High Current, 1.675V outputs <sup>[3]</sup>	V <sub>OH</sub> = V <sub>DD</sub> - 0.5, V <sub>DD</sub> = 1.675V	5	10		mA
I <sub>OL</sub> <sup>[2]</sup>	Output Low Current, 2.5V outputs <sup>[3]</sup>	V <sub>OL</sub> = 0.5V, V <sub>DD</sub> = 2.5V	8	16		mA
	Output Low Current, 1.8V outputs <sup>[3]</sup>	V <sub>OL</sub> = 0.5V, V <sub>DD</sub> = 1.8V	6	12		mA
	Output Low Current, 1.675V outputs <sup>[3]</sup>	V <sub>OL</sub> = 0.5V, V <sub>DD</sub> = 1.675V	5	10		mA
C <sub>XTAL</sub>	Crystal Load Capacitance <sup>[3]</sup>	Total effective load of internal load caps		11 <sup>[4]</sup>		pF
C <sub>LOAD_IN</sub>	Input Pin Capacitance <sup>[3]</sup>	Except crystal pins		7		pF
V <sub>IH</sub>	HIGH-Level Input Voltage	CMOS levels,% of V <sub>DDRP</sub> /V <sub>DDVPA</sub> /V <sub>DDVP</sub>	70%			V <sub>DD</sub>
V <sub>IL</sub>	LOW-Level Input Voltage	CMOS levels,% of V <sub>DDRP</sub> /V <sub>DDVPA</sub> /V <sub>DDVP</sub>			30%	V <sub>DD</sub>
R <sub>I_FS</sub>	FS Input Resistor	Pull-down resistor on FS	60	150	225	kΩ
R <sub>I_S</sub>	S Input Resistor	Pull-up resistor on S	10		100	kΩ
I <sub>DD</sub>	Total Power Supply Current	Sum of all supply currents			125	mA

### Direct Rambus Electrical Specifications<sup>[3]</sup>

Parameter	Description	Min.	Typ.	Max.	Unit
V <sub>CM</sub>	Differential output common-mode voltage	1.35		1.75	V
V <sub>X</sub>	Differential output crossing-point voltage <sup>[5]</sup>	1.25		1.85	V
V <sub>COS</sub>	Output Voltage swing (p-p single-ended) <sup>[6]</sup>	0.4		0.7	V
V <sub>COH</sub>	Output high voltage			2.1	V
V <sub>COL</sub>	Output low voltage		1.0		V
r <sub>OUT</sub>	Output dynamic resistance (at pins) <sup>[7]</sup>	12		50	Ω

#### Notes:

1. Unless otherwise noted, Electrical and Switching Characteristics are guaranteed across these operating conditions.
2. LCLK and 54MOUT outputs only.
3. Guaranteed by design, not 100% tested.
4. Identical Crystal Load Capacitance as CY2212ZC-2. Use the same crystal and X<sub>IN</sub> / X<sub>OUT</sub> board layout as implemented with the original crystal-driven CY2212ZC-2.
5. Differential output crossing point voltages shown in *Figure 1*.
6. V<sub>COS</sub> = V<sub>OH</sub> - V<sub>OL</sub>.
7. r<sub>OUT</sub> =  $\Delta V_O / \Delta I_O$ . This is defined at the output pins, not at the measurement point of *Figure 9*.

**Switching Characteristics<sup>[3]</sup>**

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
F <sub>PPM</sub>	Frequency Error	Part to Part, does not include PCB variation <sup>[8]</sup>		±5	±10	PPM
		Over commercial temperature range <sup>[9]</sup>		±2	±5	PPM
DC	Output Duty Cycle	Duty cycle for all outputs, measured at V <sub>DD</sub> /2	45	50	55	%
t <sub>3_54, 2.5</sub>	54MOUT Rising Edge Slew Rate	20% to 80% of V <sub>DD54</sub> , V <sub>DD54</sub> = 2.5V	0.75	1.2	4.0	V/ns
t <sub>3_54, 1.675</sub>	54MOUT Rising Edge Slew Rate	20% to 80% of V <sub>DD54</sub> , V <sub>DD54</sub> = 1.675V	0.35	0.5	2.5	V/ns
t <sub>4_54, 2.5</sub>	54MOUT Falling Edge Slew Rate	80% to 20% of V <sub>DD54</sub> , V <sub>DD54</sub> = 2.5V	0.75	1.2	4.0	V/ns
t <sub>4_54, 1.675</sub>	54MOUT Falling Edge Slew Rate	80% to 20% of V <sub>DD54</sub> , V <sub>DD54</sub> = 1.675V	0.35	0.5	2.5	V/ns
t <sub>CR, t<sub>CF</sub></sub>	CLK/CLKB Rise and Fall Times	20% to 80% of output voltage	160		400	ps
t <sub>CR-CF</sub>	CLK/CLKB Rise and Fall Difference <sup>[10]</sup>	20% to 80% of output voltage			100	ps
t <sub>5</sub>	Lock Time <sup>[11]</sup>	PLL lock time from power-up		1.0	3.0	ms

**Phase Noise Specifications**


Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
	Phase Noise	54 MHz at 10-kHz offset		-95		dBc
	Phase Noise	53.946 MHz at 10-kHz offset		-92		dBc

**Jitter Specifications<sup>[3]</sup>**


Parameter	Description	Conditions	Typ.	Max.	Unit
t <sub>6_LCLK</sub>	LCLK Jitter <sup>[12]</sup>	Cycle-Cycle Jitter – 9.216 MHz		250	ps
t <sub>6_54, 2.5</sub>	54MOUT Jitter <sup>[12]</sup>	Cycle-Cycle Jitter – 54 MHz, V <sub>DD</sub> = 2.5V		150	ps
		Cycle-Cycle Jitter – 53.946 MHz, V <sub>DD</sub> = 2.5V		150	ps
t <sub>6_54, 1.675</sub>		Cycle-Cycle Jitter – 54 MHz, V <sub>DD</sub> = 1.675V		250	ps
		Cycle-Cycle Jitter – 53.946 MHz, V <sub>DD</sub> = 1.675V		250	ps
t <sub>7_LCLK</sub>	LCLK 1000 Cycle Jitter <sup>[13]</sup>	1000 Cycle Jitter – 9.216 MHz		250	ps
t <sub>7_54</sub>	54MOUT 1000 Cycle Jitter <sup>[13]</sup>	1000 Cycle Jitter – 54 MHz,		400	ps
		1000 Cycle Jitter – 53.946 MHz,		400	ps
t <sub>8</sub>	CLK/CLKB 1-6 Cycle Jitter <sup>[14]</sup>	Cycle-Cycle Jitter, 1-6 Cycles, 400 MHz		50	ps
		Cycle-Cycle Jitter, 1-6 Cycles, 300 MHz		70	ps
t <sub>9</sub>	CLK/CLKB Long-term Jitter <sup>[15]</sup>	Long-term Jitter, 400 MHz		300	ps
		Long-term Jitter, 300 MHz		400	ps
t <sub>10</sub>	CLK/CLKB Duty Cycle Error <sup>[16]</sup>	Cycle-Cycle Duty Cycle Error, 400 MHz		50	ps
		Cycle-Cycle Duty Cycle Error, 300 MHz		70	ps

**Notes:**


8. Tested across three lots on same board, PCB boards can vary more than ± 5 PPM.
9. Crystal should not be heated for this test, only IC.
10. Measured on same pin of a single device.
11. Lock Time shown in *Figure 2*.
12. LCLK and 54MOUT Cycle-Cycle Jitter shown in *Figure 3*.
13. LCLK and 54MOUT 1000 Cycle Jitter shown in *Figure 4*.
14. CLK/CLKB 1-6 Cycle Jitter specification is absolute value of worst case deviation, and is shown in *Figure 5* and *Figure 6*.
15. CLK/CLKB Long Term Jitter shown in *Figure 7*.
16. CLK/CLKB Duty Cycle Error shown in *Figure 8*.



**Figure 1. Direct Rambus Crossing Point Voltage**




**Figure 2. PLL Lock Time**



$$t_6 = t_{\text{cycle},i} - t_{\text{cycle},i+1}$$

**Figure 3. 54MOUT, LCLK Cycle-to-Cycle Jitter**



$$t_7 = t_{1000\text{cycle},i} - t_{1000\text{cycle},i+1}$$

**Figure 4. 54MOUT, LCLK 1000 Cycle Jitter**




Figure 5. CLK, CLKB Cycle-to-Cycle Jitter




Figure 6. CLK, CLKB 4-Cycle-to-Cycle Jitter




Figure 7. CLK, CLKB Long-term Jitter




Figure 8. CLK, CLKB Duty Cycle Error




Figure 9. Direct Rambus Test Circuit




Figure 10. LCLK, 54MOUT Output Test Circuits

Table 1. Direct Rambus Test Circuit Component Values

Parameter	Description	Value	Tolerance	Unit
R <sub>S</sub>	Series Resistor	68	±5%	Ω
R <sub>P</sub>	Parallel Resistor	39	±5%	Ω
C <sub>F</sub>	Edge-Rate Filter Capacitor <sup>[17]</sup>	15	±10%	pF
C <sub>MID</sub>	AC Ground Capacitor	0.01	±20%	μF

### Ordering Information

Ordering Code	Package Name	Package Type	Operating Range	Operating Voltages
CY22313ZC	Z24	24-lead TSSOP	Commercial ( $T_A = 0^\circ\text{C}$ to $85^\circ\text{C}$ )	3.45V
CY22313ZCT	Z24	24-lead TSSOP – Tape and Reel	Commercial ( $T_A = 0^\circ\text{C}$ to $85^\circ\text{C}$ )	3.45V
CY22313LFZC <sup>[18]</sup>	Z24	24-lead TSSOP	Commercial ( $T_A = 0^\circ\text{C}$ to $85^\circ\text{C}$ )	3.45
CY22313LFZCT <sup>[18]</sup>	Z24	24-lead TSSOP – Tape and Reel	Commercial ( $T_A = 0^\circ\text{C}$ to $85^\circ\text{C}$ )	3.45



**Notes:**

17. CF is OPTIONAL filter capacitor for adjusting edge rates and EMI. No filter capacitors are used for characterization and test data.

18. This device is Pb free

## Package Drawing and Dimensions

**24-lead Thin Shrunk Small Outline Package (4.40-mm Body) Z24**



51-85119-\*\*

Rambus is a registered trademark, and Direct Rambus is a trademark, of Rambus Inc. All product and company names mentioned in this document are the trademarks of their respective holders.

## Document History Page

Document Title: CY22313 Two-PLL Clock Generator with Direct Rambus™ (Lite) Support Document Number: 38-07434				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	117092	07/02/02	CKN	New Data Sheet
*A	121365	11/15/02	CKN	Reordered Pin Description table Changed all 3.3V references to 3.45V Changed RI_FS min. spec to 60 KOhms Changed note 4 Inserted max. spec for Edge Rates Reduced min. spec for Edge Rates on 1.8V and 1.675V outputs Inserted phase noise specifications Created separate specs for Jitter, depending on output voltage Correctly specified CF in <i>Table 1</i>
*B	121773	02/17/03	CKN	Added t <sub>PU</sub> row to the Recommended Operating Conditions table
*C	125454	05/19/03	CKN	Updated Switching Characteristics table Added CY22313LF ordering information and corresponding note