- **Function and Pinout Compatible With FCT and F Logic**
- **Reduced $V_{OH}$ (Typically = 3.3 V) Versions of Equivalent FCT Functions**
- **Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics**
- **$I_{off}$ Supports Partial-Power-Down Mode Operation**
- **ESD Protection Exceeds JESD 22**
  - **2000-V Human-Body Model (A114-A)**
  - **200-V Machine Model (A115-A)**
  - **1000-V Charged-Device Model (C101)**
- **Matched Rise and Fall Times**
- **Fully Compatible With TTL Input and Output Logic Levels**
- **3-State Outputs**
- **CY54FCT373T**
  - **32-mA Output Sink Current**
  - **12-mA Output Source Current**
- **CY74FCT373T**
  - **64-mA Output Sink Current**
  - **32-mA Output Source Current**

**CY54FCT373T . . . D PACKAGE**
**CY74FCT373T . . . Q OR SO PACKAGE**
**(TOP VIEW)**




## description

The ’FCT373T devices consist of eight latches with 3-state outputs for bus-organized applications. When the latch-enable (LE) input is high, the flip-flops appear transparent to the data. Data that meets the required setup times are latched when LE transitions from high to low. Data appears on the bus when the output-enable ($\overline{OE}$) input is low. When $\overline{OE}$ is high, the bus output is in the high-impedance state. In this mode, data can be entered into the latches.

These devices are fully specified for partial-power-down applications using $I_{off}$. The $I_{off}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

## ORDERING INFORMATION

| $T_A$ | PACKAGE† | | SPEED (ns) | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|---|---|---|---|---|---|
| –40°C to 85°C | QSOP – Q | Tape and reel | 4.7 | CY74FCT373CTQCT | FCT373C |
| | SOIC – SO | Tube | 4.7 | CY74FCT373CTSOC | FCT373C |
| | | Tape and reel | 4.7 | CY74FCT373CTSOCT | |
| | QSOP – Q | Tape and reel | 5.2 | CY74FCT373ATQCT | FCT373A |
| | SOIC – SO | Tube | 5.2 | CY74FCT373ATSOC | FCT373 |
| | | Tape and reel | 5.2 | CY74FCT373ATSOCT | |
| | SOIC – SO | Tube | 8 | CY74FCT373TSOC | FCT373 |
| | | Tape and reel | 8 | CY74FCT373TSOCT | |
| –55°C to 125°C | CDIP – D | Tube | 5.6 | CY54FCT373ATDMB | |

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

**FUNCTION TABLE**

| INPUTS | | | OUTPUT |
|---|---|---|---|
| $\overline{OE}$ | LE | D | O |
| L | H | H | H |
| L | H | L | L |
| L | L | X | $Q_0$ |
| H | X | X | Z |

H = High logic level, L = Low logic level,
X = Don't care, Z = High-impedance state,
$Q_n$ = Previous state of flip flops ($Q_{n-1}$)

## logic diagram (positive logic)



### absolute maximum rating over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential . . . . . –0.5 V to 7 V
DC input voltage range . . . . . –0.5 V to 7 V
DC output voltage range . . . . . –0.5 V to 7 V
DC output current (maximum sink current/pin) . . . . . 120 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1): Q package . . . . . 68°C/W
SO package . . . . . 58°C/W
Ambient temperature range with power applied, $T_A$ . . . . . –65°C to 135°C
Storage temperature range, $T_{stg}$ . . . . . –65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 2)

| | | CY54FCT373T | | | CY74FCT373T | | | UNIT |
|---|---|---|---|---|---|---|---|---|
| | | MIN | NOM | MAX | MIN | NOM | MAX | |
| $V_{CC}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| $V_{IH}$ | High-level input voltage | 2 | | | 2 | | | V |
| $V_{IL}$ | Low-level input voltage | | | 0.8 | | | 0.8 | V |
| $I_{OH}$ | High-level output current | | | –12 | | | –32 | mA |
| $I_{OL}$ | Low-level output current | | | 32 | | | 64 | mA |
| $T_A$ | Operating free-air temperature | –55 | | 125 | –40 | | 85 | °C |

NOTE 2: All unused inputs of the device must be held at $V_{CC}$ or GND to ensure proper device operation.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | | CY54FCT373T | | | CY74FCT373T | | | UNIT |
|---|---|---|---|---|---|---|---|---|---|---|
| | | | | MIN | TYP† | MAX | MIN | TYP† | MAX | |
| $V_{IK}$ | $V_{CC}$ = 4.5 V, | $I_{IN}$ = –18 mA | | | –0.7 | –1.2 | | | | V |
| | $V_{CC}$ = 4.75 V, | $I_{IN}$ = –18 mA | | | | | | –0.7 | –1.2 | |
| $V_{OH}$ | $V_{CC}$ = 4.5 V, | $I_{OH}$ = –12 mA | | 2.4 | 3.3 | | | | | V |
| | $V_{CC}$ = 4.75 V | $I_{OH}$ = –32 mA | | | | | 2 | | | |
| | | $I_{OH}$ = –15 mA | | | | | 2.4 | 3.3 | | |
| $V_{OL}$ | $V_{CC}$ = 4.5 V, | $I_{OL}$ = 32 mA | | | 0.3 | 0.55 | | | | V |
| | $V_{CC}$ = 4.75 V, | $I_{OL}$ = 64 mA | | | | | | 0.3 | 0.55 | |
| $V_{hys}$ | All inputs | | | | 0.2 | | | 0.2 | | V |
| $I_I$ | $V_{CC}$ = 5.5 V, | $V_{IN}$ = $V_{CC}$ | | | | 5 | | | | µA |
| | $V_{CC}$ = 5.25 V, | $V_{IN}$ = $V_{CC}$ | | | | | | | 5 | |
| $I_{IH}$ | $V_{CC}$ = 5.5 V, | $V_{IN}$ = 2.7 V | | | | ±1 | | | | µA |
| | $V_{CC}$ = 5.25 V, | $V_{IN}$ = 2.7 V | | | | | | | ±1 | |
| $I_{IL}$ | $V_{CC}$ = 5.5 V, | $V_{IN}$ = 0.5 V | | | | ±1 | | | | µA |
| | $V_{CC}$ = 5.25 V, | $V_{IN}$ = 0.5 V | | | | | | | ±1 | |
| $I_{OZH}$ | $V_{CC}$ = 5.5 V, | $V_{OUT}$ = 2.7 V | | | | 10 | | | | µA |
| | $V_{CC}$ = 5.25 V, | $V_{OUT}$ = 2.7 V | | | | | | | 10 | |
| $I_{OZL}$ | $V_{CC}$ = 5.5 V, | $V_{OUT}$ = 0.5 V | | | | –10 | | | | µA |
| | $V_{CC}$ = 5.25 V, | $V_{OUT}$ = 0.5 V | | | | | | | –10 | |
| $I_{OS}$‡ | $V_{CC}$ = 5.5 V, | $V_{OUT}$ = 0 V | | –60 | –120 | –225 | | | | mA |
| | $V_{CC}$ = 5.25 V, | $V_{OUT}$ = 0 V | | | | | –60 | –120 | –225 | |
| $I_{off}$ | $V_{CC}$ = 0 V, | $V_{OUT}$ = 4.5 V | | | | ±1 | | | ±1 | µA |
| $I_{CC}$ | $V_{CC}$ = 5.5 V, | $V_{IN}$ ≤ 0.2 V, | $V_{IN}$ ≥ $V_{CC}$ – 0.2 V | | 0.1 | 0.2 | | | | mA |
| | $V_{CC}$ = 5.25 V, | $V_{IN}$ ≤ 0.2 V, | $V_{IN}$ ≥ $V_{CC}$ – 0.2 V | | | | | 0.1 | 0.2 | |
| $\Delta I_{CC}$ | $V_{CC}$ = 5.5 V, $V_{IN}$ = 3.4 V§, $f_1$ = 0, Outputs open | | | | 0.5 | 2 | | | | mA |
| | $V_{CC}$ = 5.25 V, $V_{IN}$ = 3.4 V§, $f_1$ = 0, Outputs open | | | | | | | 0.5 | 2 | |

† Typical values are at $V_{CC}$ = 5 V, $T_A$ = 25°C.

‡ Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, $I_{OS}$ tests should be performed last.

§ Per TTL-driven input ($V_{IN}$ = 3.4 V); all other inputs at $V_{CC}$ or GND

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)**

| PARAMETER | TEST CONDITIONS | | | CY54FCT373T | | | CY74FCT373T | | | UNIT |
|---|---|---|---|---|---|---|---|---|---|---|
| | | | | MIN | TYP† | MAX | MIN | TYP† | MAX | |
| $I_{CCD}$¶ | $V_{CC}$ = 5.5 V, Outputs open, One input switching at 50% duty cycle, $\overline{OE}$ = GND, $V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V | | | | 0.06 | 0.12 | | | | mA/ MHz |
| | $V_{CC}$ = 5.25 V, Outputs open, One input switching at 50% duty cycle, $\overline{OE}$ = GND, $V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V | | | | | | | 0.06 | 0.12 | |
| $I_C$# | $V_{CC}$ = 5.5 V, Outputs open, $\overline{OE}$ = GND, LE = $V_{CC}$ | One bit switching at $f_1$ = 10 MHz at 50% duty cycle | $V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V | | 0.7 | 1.4 | | | | mA |
| | | | $V_{IN}$ = 3.4 V or GND | | 1 | 2.4 | | | | |
| | | Eight bits switching at $f_1$ = 2.5 MHz at 50% duty cycle | $V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V | | 1.3 | 2.6‖ | | | | |
| | | | $V_{IN}$ = 3.4 V or GND | | 3.3 | 10.6‖ | | | | |
| | $V_{CC}$ = 5.25 V, Outputs open, $\overline{OE}$ = GND, LE = $V_{CC}$ | One bit switching at $f_1$ = 10 MHz at 50% duty cycle | $V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V | | | | | 0.7 | 1.4 | |
| | | | $V_{IN}$ = 3.4 V or GND | | | | | 1 | 2.4 | |
| | | Eight bits switching at $f_1$ = 2.5 MHz at 50% duty cycle | $V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V | | | | | 1.3 | 2.6‖ | |
| | | | $V_{IN}$ = 3.4 V or GND | | | | | 3.3 | 10.6‖ | |
| $C_i$ | | | | | 6 | 10 | | 6 | 10 | pF |
| $C_o$ | | | | | 8 | 12 | | 8 | 12 | pF |

† Typical values are at $V_{CC}$ = 5 V, $T_A$ = 25°C.

¶ This parameter is derived for use in total power-supply calculations.

# $I_C = I_{CC} + \Delta I_{CC} \times D_H \times N_T + I_{CCD} (f_0/2 + f_1 \times N_1)$

Where:

$I_C$ = Total supply current
$I_{CC}$ = Power-supply current with CMOS input levels
$\Delta I_{CC}$ = Power-supply current for a TTL high input ($V_{IN}$ = 3.4 V)
$D_H$ = Duty cycle for TTL inputs high
$N_T$ = Number of TTL inputs at $D_H$
$I_{CCD}$ = Dynamic current caused by an input transition pair (HLH or LHL)
$f_0$ = Clock frequency for registered devices, otherwise zero
$f_1$ = Input signal frequency
$N_1$ = Number of inputs changing at $f_1$

All currents are in milliamperes and all frequencies are in megahertz.

‖ Values for these conditions are examples of the $I_{CC}$ formula.

### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | CY54FCT373T | | CY54FCT373AT | | UNIT |
|---|---|---|---|---|---|---|
| | | MIN | MAX | MIN | MAX | |
| $t_w$ | Pulse duration, LE high | 6 | | 6 | | ns |
| $t_{su}$ | Setup time, data before LE↑ | 2 | | 2 | | ns |
| $t_h$ | Hold time, data after LE↑ | 1.5 | | 1.5 | | ns |

### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | CY74FCT373T | | CY74FCT373AT | | CY74FCT373CT | | UNIT |
|---|---|---|---|---|---|---|---|---|
| | | MIN | MAX | MIN | MAX | MIN | MAX | |
| $t_w$ | Pulse duration, LE high | 6 | | 5 | | 5 | | ns |
| $t_{su}$ | Setup time, data before LE↑ | 2 | | 2 | | 2 | | ns |
| $t_h$ | Hold time, data after LE↑ | 1.5 | | 1.5 | | 1.5 | | ns |

### switching characteristics over operating free-air temperature range (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | CY54FCT373AT | | UNIT |
|---|---|---|---|---|---|
| | | | MIN | MAX | |
| $t_{PLH}$ | D | O | 1.5 | 5.6 | ns |
| $t_{PHL}$ | | | 1.5 | 5.6 | |
| $t_{PLH}$ | LE | O | 2 | 9.8 | ns |
| $t_{PHL}$ | | | 2 | 9.8 | |
| $t_{PZH}$ | $\overline{OE}$ | O | 1.5 | 7.5 | ns |
| $t_{PZL}$ | | | 1.5 | 7.5 | |
| $t_{PHZ}$ | $\overline{OE}$ | O | 1.5 | 6.5 | ns |
| $t_{PLZ}$ | | | 1.5 | 6.5 | |

### switching characteristics over operating free-air temperature range (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | CY74FCT373T | | CY74FCT373AT | | CY74FCT373CT | | UNIT |
|---|---|---|---|---|---|---|---|---|---|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| $t_{PLH}$ | D | O | 1.5 | 8 | 1.5 | 5.2 | 1.5 | 4.7 | ns |
| $t_{PHL}$ | | | 1.5 | 8 | 1.5 | 5.2 | 1.5 | 4.7 | |
| $t_{PLH}$ | LE | O | 2 | 13 | 2 | 8.5 | 2 | 5.5 | ns |
| $t_{PHL}$ | | | 2 | 13 | 2 | 8.5 | 2 | 5.5 | |
| $t_{PZH}$ | $\overline{OE}$ | O | 1.5 | 12 | 1.5 | 6.5 | 1.5 | 5.5 | ns |
| $t_{PZL}$ | | | 1.5 | 12 | 1.5 | 6.5 | 1.5 | 5.5 | |
| $t_{PHZ}$ | $\overline{OE}$ | O | 1.5 | 7.5 | 1.5 | 5.5 | 1.5 | 5 | ns |
| $t_{PLZ}$ | | | 1.5 | 7.5 | 1.5 | 5.5 | 1.5 | 5 | |

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS




LOAD CIRCUIT FOR
3-STATE OUTPUTS

| TEST | S1 |
|---|---|
| $t_{PLH}/t_{PHL}$ | Open |
| $t_{PLZ}/t_{PZL}$ | 7 V |
| $t_{PHZ}/t_{PZH}$ | Open |




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS




VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $C_L$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

## PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/ Ball Finish | MSL Peak Temp (3) | Samples (Requires Login) |
|---|---|---|---|---|---|---|---|---|---|
| 5962-9221701MRA | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 | N / A for Pkg Type | |
| 5962-9221702MRA | ACTIVE | CDIP | J | 20 | 1 | TBD | Call TI | Call TI | |
| 5962-9221703M2A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | |
| CY54FCT373ATDMB | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 | N / A for Pkg Type | |
| CY74FCT373ATQCT | ACTIVE | SSOP | DBQ | 20 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | |
| CY74FCT373ATQCTE4 | ACTIVE | SSOP | DBQ | 20 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | |
| CY74FCT373ATQCTG4 | ACTIVE | SSOP | DBQ | 20 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | |
| CY74FCT373ATSOC | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CY74FCT373ATSOCE4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CY74FCT373ATSOCG4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CY74FCT373ATSOCT | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CY74FCT373ATSOCTE4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CY74FCT373ATSOCTG4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CY74FCT373TSOC | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CY74FCT373TSOCE4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| CY74FCT373TSOCG4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |

(1) The marketing status values are defined as follows:
**ACTIVE:** Product device recommended for new designs.
**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**(2)** Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
**TBD:** The Pb-Free/Green conversion plan has not been defined.
**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

## TAPE AND REEL INFORMATION

**REEL DIMENSIONS**




**TAPE DIMENSIONS**




| | |
|---|---|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

**TAPE AND REEL INFORMATION**

*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| CY74FCT373ATQCT | SSOP | DBQ | 20 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CY74FCT373ATSOCT | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.0 | 2.7 | 12.0 | 24.0 | Q1 |

**TAPE AND REEL BOX DIMENSIONS**




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---|---|---|---|---|---|---|---|
| CY74FCT373ATQCT | SSOP | DBQ | 20 | 2500 | 367.0 | 367.0 | 38.0 |
| CY74FCT373ATSOCT | SOIC | DW | 20 | 2000 | 367.0 | 367.0 | 45.0 |

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have ***not*** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

| **Products** | | **Applications** | |
|---|---|---|---|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | | |
| OMAP Mobile Processors | www.ti.com/omap | **TI E2E Community** | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessconnectivity | | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265