

# 2-Mbit (128 K × 16) Static RAM

#### **Features**

■ Very high speed: 45 ns

■ Wide voltage range: 2.20 V to 3.60 V

■ Pin compatible with CY62136CV30

■ Ultra low standby power

Typical standby current: 1 μA

Maximum standby current: 7 μA

■ Ultra low active power

□ Typical active current: 2 mA at f = 1 MHz

■ Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features

■ Automatic power down when deselected

Complementary metal oxide semiconductor (CMOS) for optimum speed/power

■ Offered in a Pb-free 48-ball very fine ball grid array (VFBGA) and 44-pin thin small outline package (TSOP II) packages


## **Functional Description**

The CY62136EV30 is a high performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery  $\mathsf{Life^{TM}}$  (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99% when deselected (CE HIGH). The input/output pins (I/O $_0$  through  $\underline{\mathsf{I/O}}_{15}$ ) are placed in a high impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (CE LOW and WE LOW).

Writing to the device is accomplished by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Low Enable  $(\overline{BLE})$  is LOW, then data from I/O pins  $(I/O_0$  through  $I/O_7)$ , is written into the location specified on the address pins  $(A_0$  through  $A_{16})$ . If Byte High Enable  $(\overline{BHE})$  is LOW, then data from I/O pins  $(I/O_8$  through  $I/O_{15})$  is written into the location specified on the address pins  $(A_0$  through  $A_{16})$ .

Reading from the device is accomplished by taking Chip Enable  $(\overline{\text{CE}})$  and Output Enable  $(\overline{\text{OE}})$  LOW while forcing the Write Enable  $(\overline{\text{WE}})$  HIGH. If Byte Low Enable  $(\overline{\text{BLE}})$  is LOW, then data from the memory location specified by the address pins appear on I/O $_0$  to I/O $_7$ . If Byte High Enable  $(\overline{\text{BHE}})$  is LOW, then data from memory appear on I/O $_8$  to I/O $_1$ 5. See the Truth Table on page 11 for a complete description of read and write modes.

# **Logic Block Diagram**







## Contents

Pin Configuration	3
Product Portfolio	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	
Switching Characteristics	7
Switching Waveforms	

Truth Table	11
Ordering Information	12
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	16
Products	16
PSoC Solutions	16



# **Pin Configuration**

Figure 1. 48-ball VFBGA (Top View) [1, 2]





Figure 2. 44-pin TSOP II (Top View) [1]



### **Product Portfolio**

	Product [3] V <sub>CC</sub> Range (V)				Speed			Power Di	ssipation		
Product [3]			V <sub>CC</sub> Range (V)			Operating	ICC (mA	)	Standby	Ι. (π <b>Δ</b> )	
			(ns)	f = 1 MHz		max	Standby I <sub>SB2</sub> (μA)				
	Min	Typ <sup>[3]</sup>	Max		Typ [3] Max		Typ <sup>[3]</sup>	Max	<b>Typ</b> [3]	Max	
CY62136EV30LL	2.2	3.0	3.6	45	2	2.5	15	20	1	7	

- NC pins are not connected on the die.
   Pins D3, H1, G2, H6 and H3 in the VFBGA package are address expansion pins for 4 Mb, 8 Mb, 16 Mb, and 32 Mb and 64 Mb respectively.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25 °C.



# **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage temperature ......-65 °C to + 150 °C Ambient temperature with Supply voltage to ground potential ...... -0.3 V to 3.9 V (V<sub>CC MAX</sub> + 0.3 V) DC voltage applied to outputs in High Z state  $^{[4,\;5]}$  ......... –0.3 V to 3.9 V (V<sub>CC MAX</sub> + 0.3 V)

DC input voltage $^{[4, 5]}$ $-0.3$ V to $3.9$ V	(V <sub>CC MAX</sub> + 0.3 V)
Output current into outputs (LOW)	20 mA
Static discharge voltage(per MIL-STD-883, Method 3015)	> 2001 V
Latch up current	> 200 mA

# **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> <sup>[6]</sup>
CY62136EV30LL	Industrial	–40 °C to +85 °C	2.2 V - 3.6 V

## **Electrical Characteristics**

Over the Operating Range

D	December 41 aug	Tank On malikin ma		45 ns		Unit
Parameter	Description	Test Conditions	Min	<b>Typ</b> <sup>[7]</sup>	Max	
V <sub>OH</sub>	Output HIGH voltage	$I_{OH} = -0.1 \text{ mA}$ $V_{CC} = 2.20 \text{ V}$	2.0	_	_	V
		$I_{OH} = -1.0 \text{ mA}$ $V_{CC} = 2.70 \text{ V}$	2.4	_	_	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA V <sub>CC</sub> = 2.20 V	_	_	0.4	V
		I <sub>OL</sub> = 2.1 mA V <sub>CC</sub> = 2.70 V	_	_	0.4	V
V <sub>IH</sub>	Input HIGH voltage	V <sub>CC</sub> = 2.2 V to 2.7 V	1.8	_	V <sub>CC</sub> + 0.3	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.2	_	V <sub>CC</sub> + 0.3	V
$V_{IL}$	Input LOW voltage	V <sub>CC</sub> = 2.2 V to 2.7 V	-0.3	_	0.6	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-0.3	_	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \le V_I \le V_{CC}$	-1	_	+1	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_O \le V_{CC}$ , output disabled	-1	_	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> operating supply	$f = f_{max} = 1/t_{RC}$ $V_{CC} = V_{CCmax}$ , $I_{OUT} = 0$	mA –	15	20	mA
	current	f = 1 MHz CMOS levels	_	2	2.5	
I <sub>SB1</sub> <sup>[8]</sup>	Automatic CE power-down current — CMOS inputs	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}, \text{V}_{\text{IN}} \le 0.2 \text{ V}$ $\text{f} = \text{f}_{\text{max}} (\text{address and data only}),$ $\text{f} = 0 \text{ (OE, and WE)}, \text{V}_{\text{CC}} = 3.60 \text{ V}$	-	1	7	μА
I <sub>SB2</sub> <sup>[8]</sup>	Automatic CE power-down current — CMOS inputs	$\overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{V, } f = 0,$ $V_{CC} = 3.60 \text{ V}$	-	1	7	μА

#### Notes

- 4. V<sub>IL(min.)</sub> = -2.0 V for pulse durations less than 20 ns.
   5. V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
   6. Full Device AC operation assumes a 100 μs ramp time from 0 to Vcc(min) and 200 μs wait time after V<sub>CC</sub> stabilization.

Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25 °C.
 Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> specification. Other inputs can be left floating.



# Capacitance


Parameter [9]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25  ^{\circ}\text{C}, f = 1  \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

# **Thermal Resistance**

Parameter [9]	Description	Test Conditions	48-ballVFBGA Package	44-pin TSOP II Package	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75	77	°C/W
ΘJC	Thermal resistance (junction to case)		10	13	°C/W

# **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms



Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
$V_{TH}$	1.20	1.75	V

#### Note

<sup>9.</sup> Tested initially and after any design or process changes that may affect these parameters.




## **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Typ <sup>[10]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1.0	-	-	V
I <sub>CCDR</sub> [11]	Data retention current	$V_{CC}$ = 1.0 V, $\overline{CE} \ge V_{CC} - 0.2$ V, $V_{IN} \ge V_{CC} - 0.2$ V or $V_{IN} \le 0.2$ V	_	0.8	3	μА
t <sub>CDR</sub> <sup>[12]</sup>	Chip deselect to data retention time		0	_	_	ns
t <sub>R</sub> <sup>[13]</sup>	Operation recovery time		45	-	-	ns

## **Data Retention Waveform**

Figure 4. Data Retention Waveform [14]



<sup>10.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25 °C.

11. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> specification. Other inputs can be left floating.

12. Tested initially and after any design or process changes that may affect these parameters.

13. <u>Full device</u> operation requires <u>linear</u> V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> ≥ 100 μs or stable at V<sub>CC(min.)</sub> ≥ 100 μs.

14. BHE.BLE is the AND of both BHE and BLE. The chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.



# **Switching Characteristics**

Over the Operating Range

Parameter [15, 16]	December 1		i ns	11!4
Parameter [10, 10]	Description	Min	Max	Unit
Read Cycle		-		ı
t <sub>RC</sub>	Read cycle time	45	_	ns
t <sub>AA</sub>	Address to data valid	_	45	ns
t <sub>OHA</sub>	Data hold from address change	10	_	ns
t <sub>ACE</sub>	CE LOW to data valid	_	45	ns
t <sub>DOE</sub>	OE LOW to data valid	_	22	ns
t <sub>LZOE</sub>	OE LOW to Low Z [17]	5	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z [17, 18]	_	18	ns
t <sub>LZCE</sub>	CE LOW to Low Z [17]	10	_	ns
t <sub>HZCE</sub>	CE HIGH to High Z [17, 18]	_	18	ns
t <sub>PU</sub>	CE LOW to power-up	0	_	ns
t <sub>PD</sub>	CE HIGH to power-down	_	45	ns
t <sub>DBE</sub>	BLE/BHE LOW to data valid	_	22	ns
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z [17]	5	_	ns
t <sub>HZBE</sub>	BLE/BHE HIGH to High Z [17, 18]	_	18	ns
Write Cycle [19]		·		
t <sub>WC</sub>	Write cycle time	45	_	ns
t <sub>SCE</sub>	CE LOW to write end	35	_	ns
t <sub>AW</sub>	Address setup to write end	35	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	ns
t <sub>PWE</sub>	WE pulse width	35	_	ns
t <sub>BW</sub>	BLE/BHE LOW to write end	35	_	ns
t <sub>SD</sub>	Data setup to write end	25	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub>	WE LOW to High Z [17, 18]	_	18	ns
t <sub>LZWE</sub>	WE HIGH to Low Z [17]	10	_	ns

<sup>15.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1 V/ns) or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>CL</sub> /I<sub>DH</sub> as shown in Figure 3 on page 5.

16. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. Refer application note AN13842 for more information.

17. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZCE</sub>, t<sub>HZDE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> for any given device.

<sup>18.</sup> t<sub>HZOE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> transitions are measured when the <u>outputs</u> enter <u>a high impedence</u> state.

19. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.



# **Switching Waveforms**

Figure 5. Read Cycle 1: Address Transition Controlled [20, 21]





Figure 6. Read Cycle No. 2:  $\overline{\text{OE}}$  Controlled [21, 22]



<sup>20.</sup> The device is continuously selected. OE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>.

21. WE is HIGH for read cycle.

22. Address valid prior to or coincident with CE and BHE, BLE transition LOW.



# Switching Waveforms (continued)

Figure 7. Write Cycle No. 1:  $\overline{\text{WE}}$  Controlled [23, 24, 25]





Figure 8. Write Cycle No. 2:  $\overline{\text{CE}}$  Controlled [23, 24, 25]



- 23. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates
- 24. Data I/O is high impedance if  $\overline{OE} = V_{|H}$ .

  25. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE} = V_{|H}$ , the output remains in a high impedance state.
- 26. During this period, the I/Os are in output state and input signals should not be applied.



# Switching Waveforms (continued)

Figure 9. Write Cycle No. 3:  $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW [27]





Figure 10. Write Cycle No. 4: BHE/BLE Controlled, OE LOW [27]



Notes \_\_\_\_\_ 27. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  =  $V_{\text{IH}}$ , the output remains in a high impedance state 28. During this period, the I/Os are in output state and input signals should not be applied.



# **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
H <sup>[29]</sup>	Х	Х	X <sup>[29]</sup>	X <sup>[29]</sup>	High Z	Deselect/power-down	Standby (I <sub>SB</sub> )
L	Х	Х	Н	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	L	L	Data out (I/O <sub>O</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data out (I/O <sub>O</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data in (I/O <sub>O</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data in (I/O <sub>O</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data in (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )

Note
29. Chip enable (CE) and Byte enables (BHE and BLE) must be at fixed CMOS levels (not floating). Intermediate voltage levels on these pins is not permitted.




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62136EV30LL-45BVXI	51-85150	48-ball Very Fine-Pitch Ball Grid Array (Pb-free)	Industrial
	CY62136EV30LL-45ZSXI	51-85087	44-pin Thin Small Outline Package II (Pb-free)	

Contact your local Cypress sales representative for availability of other parts


## **Ordering Code Definitions**






# **Package Diagrams**

Figure 11. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48, 51-85150






51-85150 \*F



# Package Diagrams (continued)

Figure 12. 44-pin TSOP Z44-II, 51-85087



# **Acronyms**

Acronym	Description		
BLE	byte low enable		
BHE	byte high enable		
CE	chip enable		
CMOS	complementary metal oxide semiconductor		
I/O	input/output		
OE	output enable		
SRAM	static random access memory		
TSOP	thin small outline package		
VFBGA	very fine-pitch ball grid array		
WE	write enable		

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	Mega Hertz			
μΑ	micro Amperes			
μS	micro seconds			
mA	milli Amperes			
mm	milli meter			
ns	nano seconds			
Ω	ohms			
%	percent			
pF	pico Farads			
V	Volts			
W	Watts			



# **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	237432	AJU	See ECN	New Data Sheet
*A	419988	RXU	See ECN	Converted from Advanced Information to Final. Changed the address of Cypress Semiconductor Corporation on Page #1 fror "3901 North First Street" to "198 Champion Court" Removed 35ns Speed Bin Removed "L" version of CY62136EV30 Changed $I_{CC}$ (Max) value from 2 mA to 2.5 mA and $I_{CC}$ (Typ) value from 1.5 mA to 2 mA at f=1 MHz Changed $I_{CC}$ (Typ) value from 12 mA to 15 mA at f = $f_{max}$ Changed $I_{SB1}$ and $I_{SB2}$ Typ. values from 0.7 $\mu$ A to 1 $\mu$ A and Max. values fror 2.5 $\mu$ A to 7 $\mu$ A. Changed the AC test load capacitance from 50pF to 30pF on Page# 4 Changed $V_{DR}$ from 1.5V to 1V on Page# 4. Changed $I_{CCDR}$ from 2.5 $\mu$ A to 3 $\mu$ A. Added $I_{CCDR}$ typical value. Changed $t_{CDR}$ typical value. Changed $t_{CDR}$ from 6 ns to 5 ns Changed $t_{LZDE}$ from 6 ns to 5 ns Changed $t_{LZDE}$ from 3 ns to 5 ns Changed $t_{LZOE}$ , $t_{HZDE}$ , and $t_{LZWE}$ from 15 ns to 18 ns Changed $t_{SCE}$ , $t_{WX}$ and $t_{BW}$ from 40 ns to 35 ns Changed $t_{PWE}$ from 20 ns to 25 ns Corrected typo in the Truth Table on Page# 9 Updated the package diagram 48-pin VFBGA from *B to *D Updated the ordering Information table and replaced the Package Name column with Package Diagram.
*B	427817	NXR	See ECN	Minor change: Moved datasheet to external web
*C	2604685	VKN/PYRS	11/12/08	Added footnote 8 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Added footnote 12 related to AC timing parameters
*D	3144174	RAME	01/17/2011	Added Acronyms and Units of Measure. Added Ordering Code Definitions. Update Package Diagrams 51-85150 from *D to *F Converted all tablenotes into footnotes. Added TOC Updated datasheet as per new template.
*E	3284728	AJU	06/16/2011	Removed the Note "For best practice recommendations, refer to the Cypres application note "SRAM System Design Guidelines" on http://www.cypress.com." in page 1 and its reference in Functional Description Updated in new template.



# Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05569 Rev. \*E

Revised June 16, 2011

Page 16 of 16