

4-Mbit (256K x 16) Static RAM

Features

■ Very high speed: 45 ns

■ Temperature ranges

☐ Industrial: —40 °C to +85 °C ☐ Automotive-A: —40 °C to +85 °C

■ Wide voltage range: 2.20 V to 3.60 V

■ Pin compatible with CY62146DV30

■ Ultra low standby power

Typical standby current: 1 μA

Maximum standby current: 7 μA

■ Ultra low active power

□ Typical active current: 2 mA at f = 1 MHz

■ Easy memory expansion with CE and OE features

■ Automatic power down when deselected

 Complementary metal oxide semiconductor (CMOS) for optimum speed and power

Available in a Pb-free 48-ball very fine ball grid array (VFBGA) and 44-pin TSOP II Packages


Functional Description

The CY62146EV30 is a high performance CMOS static RAM organized as 256K words by 16 bits. This device features an

advanced circuit design designed to provide an ultra low active current. Ultra low active current is ideal for providing More Battery Life $^{\text{TM}}$ (MoBL $^{\textcircled{\tiny{\$}}}$) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption by 80 percent when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99 percent when deselected (CE HIGH). The input and output pins (I/O $_0$ through I/O $_{15}$) are placed in a high impedance state when the device is deselected (CE HIGH), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or a write operation is in progress (CE LOW and WE LOW).

To write to the device, take Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) input LOW. If Byte Low Enable (\overline{BLE}) is LOW, then data from I/O pins $(I/O_0$ through I/O₇) is written into the location specified on the address pins $(A_0$ through A_{17}). If Byte High Enable (\overline{BHE}) is LOW, then data from the I/O pins $(I/O_8$ through I/O₁₅) is written into the location specified on the address pins $(A_0$ through A_{17}).

To read from the device, take Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See the "Truth Table" on page 10 for a complete description of read and write modes.







Contents

Pin Configuration	3
Product Portfolio	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	4
Thermal Resistance	
Data Retention Characteristics	5
Switching Characteristics	6
Switching Waveforms	
Truth Table	

Ordering Information	11
Ordering Code Definitions	11
Package Diagrams	12
Acronyms	14
Documentation Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	17
Worldwide Sales and Design Support	17
Products	17
PSoC [®] Solutions	17



Pin Configuration

Figure 1. 48-Ball VFBGA Pinout [1, 2]





Figure 2. 44-Pin TSOP II [1]



Product Portfolio

		Power Dissipation			on						
Product	Range	V _{CC} Range (V)		Speed (ns)	C	perating	J I _{CC} (mA	7)	Standby	Ι. (π Δ)	
					, ,	f = 1 MHz		Standby I _{SB2} (μA)			
		Min	Typ [3]	Max		Typ [3]	Max	Typ [3]	Max	Typ [3]	Max
CY62146EV30LL	Ind'I/Auto-A	2.2	3.0	3.6	45 ns	2	2.5	15	20	1	7

Notes

- 1. NC pins are not connected on the die.
- 2. Pins H1, G2, and H6 in the BGA package are address expansion pins for 8 Mb, 16 Mb and 32 Mb, respectively.
- 3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C.



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage temperature-65 °C to + 150 °C Ambient temperature with Supply voltage to ground potential-0.3 V to + 3.9 V (V_{CCmax} + 0.3 V) DC voltage applied to outputs in High-Z state $^{[4, 5]}$-0.3 V to 3.9 V (V_{CCmax} + 0.3 V)

DC input voltage $^{[4, 5]}$ 0.3 V to 3.9 V	$V(V_{CC \max} + 0.3 V)$
Output current into outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001 V
Latch-up Current	>200 mA

Operating Range

Device	Range	Ambient Temperature	V _{CC} [6]
CY62146EV30	Industrial/ Auto-A	–40 °C to +85 °C	2.2 V to 3.6 V

Electrical Characteristics

Over the Operating Range

					45 ns (Ind'I/Auto-A)			
Parameter	Description	Test	Conditions	Min	Typ [7]	Max	Unit	
V _{OH}	Output high voltage	$I_{OH} = -0.1 \text{ mA}$		2.0	_	-	V	
		I_{OH} = -1.0 mA, V_{CO}	; ≥ 2.70 V	2.4	_	_	V	
V _{OL}	Output low voltage	I _{OL} = 0.1 mA		_	_	0.4	V	
		I_{OL} = 2.1 mA, V_{CC} ≥	≥ 2.70 V	_	_	0.4	V	
V _{IH}	Input high voltage	V _{CC} = 2.2 V to 2.7 V	V	1.8	_	V _{CC} + 0.3	V	
		V_{CC} = 2.7 V to 3.6 V	1	2.2	_	V _{CC} + 0.3	V	
V _{IL}	Input LOW Voltage	$V_{CC} = 2.2 \text{ V to } 2.7 \text{ V}$	V	-0.3	_	0.6	V	
		V_{CC} = 2.7 V to 3.6 V	1	-0.3	_	0.8	V	
I _{IX}	Input leakage current	$GND \le V_1 \le V_{CC}$		-1	_	+1	μΑ	
I _{OZ}	Output leakage current	$GND \le V_O \le V_{CC}$, Or	utput disabled	-1	_	+1	μА	
I _{CC}	V _{CC} operating supply current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max),}$	_	15	20	mA	
		f = 1 MHz	I _{OUT} = 0 mA CMOS levels	_	2	2.5		
I _{SB1}	Automatic CE power down current — CMOS inputs			-	1	7	μА	
I _{SB2} ^[8]	Automatic CE power down current — CMOS inputs	$\frac{\overline{CE} \ge V_{CC} - 0.2 \text{ V},}{V_{IN} \ge V_{CC} - 0.2 \text{ V c}}$ $f = 0, V_{CC} = 3.60 \text{ V}$	or V _{IN} ≤ 0.2 V,	_	1	7	μА	

Capacitance

Parameter ^[9]	Description	Test Conditions		Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}$, $f = 1 \text{MHz}$, $V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF


- V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
 V_{IL(min)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V_{CC}(min) and 200 μs wait time after V_{CC} stabilization.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
 Tested initially and after any design or process changes that may affect these parameters.



Thermal Resistance

Parameter ^[10]	Description	Test Conditions	VFBGA	TSOP II	Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75	77	°C/W
Θ_{JC}	Thermal resistance (Junction to case)		10	13	°C/W

Figure 3. AC Test Loads and Waveforms




Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions			Typ [11]	Max	Unit
V_{DR}	V _{CC} for data retention			1.5	_	1	V
I _{CCDR} ^[12]	Data retention current	$V_{CC} = 1.5 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	Industrial/Auto-A	-	0.8	7	μА
t _{CDR} ^[10]	Chip deselect to data retention time	-		0	_	1	ns
t _R ^[13]	Operation recovery time	_		45	-	-	ns

Figure 4. Data Retention Waveform



- 10. Tested initially and after any design or process changes that may affect these parameters.

 11. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

 12. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB1}/ I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

 13. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.



Switching Characteristics

Over the Operating Range

		45 ns (Indus	trial/Auto-A)		
Parameter ^[14,15]	Description	Min	Max	Unit	
Read Cycle	•			•	
t _{RC}	Read cycle time	45	_	ns	
t _{AA}	Address to data valid	_	45	ns	
t _{OHA}	Data hold from address change	10	-	ns	
t _{ACE}	CE LOW to data valid	_	45	ns	
t _{DOE}	OE LOW to data valid	_	22	ns	
t _{LZOE}	OE LOW to Low-Z [16]	5	-	ns	
t _{HZOE}	OE HIGH to High-Z [16, 17]	_	18	ns	
t _{LZCE}	CE LOW to Low-Z [16]	10	-	ns	
t _{HZCE}	CE HIGH to High-Z [16, 17]	_	18	ns	
t _{PU}	CE LOW to power up	0	_	ns	
t _{PD}	CE HIGH to power down	-	45	ns	
t _{DBE}	BLE / BHE LOW to data valid	-	22	ns	
t _{LZBE}	BLE / BHE LOW to Low-Z [16]	5	_	ns	
t _{HZBE}	BLE / BHE HIGH to High-Z [16, 17]	-	18	ns	
Write Cycle [18]					
t _{WC}	Write cycle time	45	_	ns	
t _{SCE}	CE LOW to write end	35	_	ns	
t _{AW}	Address setup to write end	35	_	ns	
t _{HA}	Address hold from write end	0	_	ns	
t _{SA}	Address setup to write start	0	_	ns	
t _{PWE}	WE pulse width	35	_	ns	
t _{BW}	BLE / BHE LOW to write end	35	_	ns	
t _{SD}	Data setup to write end	25	_	ns	
t _{HD}	Data hold from write end	0	_	ns	
t _{HZWE}	WE LOW to High-Z [16, 17]	-	18	ns	
t _{LZWE}	WE HIGH to Low-Z [16]	10	_	ns	

Notes

 ^{14.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1 V/ns) or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified l_{OI} ll_{OH} as shown in the "AC Test Loads and Waveforms" on page 5.
 15. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.
 16. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZOE}, t_{HZBE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZOE}, and t_{HZWE} for any given doubte.

 ^{17.} t_{HZOE}, t_{HZCE}, t_{HZCE}, t_{HZCE}, and t_{HZWE} transitions are measured when the outp<u>uts enter</u> a high <u>impedance state</u>.
 18. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}. BHE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.



Switching Waveforms

Figure 5. Read Cycle 1 (Address Transition Controlled) [19, 20]





Figure 6. Read Cycle No. 2 (\overline{OE} Controlled) [20, 21]



^{19.} The device is continuously selected. \overline{OE} , $\overline{CE} = V_{|L}$, \overline{BHE} and/or $\overline{BLE} = V_{|L}$. 20. \overline{WE} is HIGH for read cycle.

^{21.} Address valid before or similar to $\overline{\text{CE}}$ and $\overline{\text{BHE}}$, $\overline{\text{BLE}}$ transition LOW.



Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled) [22, 23, 24]





Figure 8. Write Cycle No. 2 (CE Controlled) [22, 23, 24]



Notes:

^{22.} The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

^{23.} Data I/O is high impedance if $\overline{OE} = V_{IH}$.

^{24.} If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ = V_{IH} , the output remains in a high impedance state.

^{25.} During this period, the I/Os are in output state and input signals must not be applied.



Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 (WE Controlled, OE LOW) [26]





Figure 10. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [26]





Truth Table

CE [28]	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High-Z	Deselect/power-down	Standby (I _{SB})
L	Х	Х	Н	Н	High-Z	Output disabled	Active (I _{CC})
L	Н	L	L	L	Data out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data out (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High-Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High-Z	Read	Active (I _{CC})
L	Н	Н	L	L	High-Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	High-Z	Output disabled	Active (I _{CC})
L	Н	Н	L	Н	High-Z	Output disabled	Active (I _{CC})
L	L	Х	L	L	Data in (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	L	Х	Н	L	Data in (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High-Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data in (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High-Z	Write	Active (I _{CC})

Note

^{28.} Chip enable must be at CMOS levels (not floating). Intermediate voltage levels on this pin is not permitted.




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62146EV30LL-45BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial
	CY62146EV30LL-45ZSXI	51-85087	44-pin TSOP II (Pb-free)	
	CY62146EV30LL-45ZSXA	51-85087	44-pin TSOP II (Pb-free)	Automotive-A

Please contact your local Cypress sales representative for availability of other parts


Ordering Code Definitions





Package Diagrams


Figure 11. 48-Ball VFBGA (6 x 8 x 1 mm), 51-85150





Package Diagrams (continued)

Figure 12. 44-Pin TSOP II, 51-85087





Acronyms

Acronym	Description
BHE	byte high enable
BLE	byte low enable
CMOS	complementary metal oxide semiconductor
CE	chip enable
I/O	input/output
ŌĒ	output enable
SRAM	static random access memory
TSOP	thin small outline package
VFBGA	very fine ball gird array
WE	write enable

Documentation Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degrees Celsius		
μΑ	microamperes		
mA	milliampere		
MHz	megahertz		
ns	nanoseconds		
pF	picofarads		
V	volts		
Ω	ohms		
W	watts		



Document History Page

	Document Title: CY62146EV30 MoBL [®] , 4-Mbit (256K x 16) Static RAM Document Number: 38-05567			
REV.	ECN NO.	Orig. of Change	Submission Date	Description of Change
**	223225	AJU	See ECN	New Data Sheet
*A	247373	SYT	See ECN	Changed Advance Information to Preliminary Moved Product Portfolio to Page 2 Changed V_{CC} stabilization time in footnote #8 from 100 μ s to 200 μ s Removed Footnote #14(t_{LZBE}) from Previous revision Changed t_{CCDR} from 2.0 μ A to 2.5 μ A Changed typo in Data Retention Characteristics (t_R) from 100 μ s to t_{RC} ns Changed t_{OHA} from 6 ns to 10 ns for both 35 ns and 45 ns Speed Bin Changed t_{HZOE} , t_{HZBE} , t_{HZWE} from 12 to 15 ns for 35 ns Speed Bin and 15 to 18 ns for 45 ns Speed Bin Changed t_{SCE} and t_{BW} from 25 to 30 ns for 35 ns Speed Bin and 40 to 35 ns for 45 ns Speed Bin Changed t_{HZCE} from 12 to 18 ns for 35 ns Speed Bin and 15 to 22 ns for 45 ns Speed Bin Changed t_{SD} from 15 to 18 ns for 35 ns Speed Bin and 20 to 22 ns for 45 ns Speed Bin Changed t_{DCE} from 15 to 18 ns for 35 ns Speed Bin Changed t_{DDE} from 15 to 18 ns for 35 ns Speed Bin Changed t_{DDE} from 15 to 18 ns for 35 ns Speed Bin Changed Ordering Information to include Pb-Free Packages
*B	414807	ZSD	See ECN	Changed from Preliminary information to Final Changed the address of Cypress Semiconductor Corporation on Page #1 from "3901 North First Street" to "198 Champion Court" Removed 35ns Speed Bin Removed "L" version of CY62146EV30 Changed ball E3 from DNU to NC Removed the redundant foot note on DNU. Changed I_{CC} (Max) value from 2 mA to 2.5 mA and I_{CC} (Typ) value from 1.5 mA to 2 mA at f=1 MHz Changed I_{CC} (Typ) value from 12 mA to 15 mA at f = I_{MA} for I_{MA} and I_{MA} Typ values from 0.7 I_{MA} to 1 I_{MA} and Max values from 2.5 I_{MA} to 7 I_{MA} . Changed the AC test load capacitance from 50pF to 30pF on Page# 4 Changed I_{CCDR} from 2.5 I_{MA} to 7 I_{MA} . Added I_{CCDR} typical value. Changed I_{LZOE} from 3 ns to 5 ns Changed I_{LZOE} and I_{LZWE} from 6 ns to 10 ns Changed I_{LZDE} from 22 ns to 18 ns Changed I_{MA} from 30 ns to 35 ns. Changed I_{MA} from 30 ns to 35 ns. Changed I_{MA} from 22 ns to 25 ns. Updated the package diagram 48-ball VFBGA from *B to *D Updated the ordering information table and replaced the Package Name column with Package Diagram.
*C	925501	VKN	See ECN	Added footnote #8 related to I _{SB2} and I _{CCDR} Added footnote #12 related AC timing parameters
*D	2678796	VKN/PYRS	03/25/2009	Added Automotive-A information
*E	2944332		VKN	Added Contents Removed byte enable from footnote #2 in Electrical Characteristics Added footnote related to chip enable in Truth Table Updated Package Diagrams Updated links in Sales, Solutions, and Legal Information
*F	3109050	12/13/2010	PRAS	Changed Table Footnotes to Footnotes. Added Ordering Code Definitions.



Document Title: CY62146EV30 MoBL [®] , 4-Mbit (256K x 16) Static RAM Document Number: 38-05567				
REV.	ECN NO.	Orig. of Change	Submission Date	Description of Change
*G	3302915	07/14/2011		Updated as per template. Added Units of Measure table. Updated all the notes. Ordering Code Definition updated. Removed the references of AN1064 SRAM system guidelines from the datasheet.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive
Clocks & Buffers cypress.com/go/clocks
Interface cypress.com/go/interface
Lighting & Power Control cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004–2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05567 Rev. *G