

CY7C006A/CY7C007A CY7C016A/CY7C017A

<u>32 K/16 K × 8, 16 K × 9</u> **Dual-Port Static RAM**

Features

- True dual-ported memory cells which allow simultaneous access of the same memory location
- 16 K × 8 organization (CY7C006A)
- 32 K × 8 organization (CY7C007A)
- 16 K × 9 organization (CY7C016A)
- 32 K × 9 organization (CY7C017A)
- 0.35-micron CMOS for optimum speed/power
- High-speed access: 12^[1]/15/20 ns
- Low operating power □ Active: I_{CC} = 180 mA (typical)
 - □ Standby: I_{SB3} = 0.05 mA (typical)
- Fully asynchronous operation
- Commercial temperature range ■ Available in 68-pin PLCC (CY7C006A, CY7C007A and
 - CY7C017A), 64-pin TQFP (CY7C006A), and in 80-pin TQFP (CY7C007A and CY7C016A)

Expandable data bus to 16/18 bits or more using

Master/Slave chip select when using more than one

Semaphores included to permit software handshaking

■ INT flags for port-to-port communication

Pb-Free packages available

Pin select for Master or Slave

Automatic power-down

On-chip arbitration logic

between ports

device



4. A₀-A₁₃ for 16K; A₀-A₁₄ for 32K devices.

198 Champion Court

٠

San Jose, CA 95134-1709 408-943-2600 • Revised December 17, 2010



CY7C006A/CY7C007A CY7C016A/CY7C017A

Contents

Pin Configurations	3
Selection Guide	4
Pin Definitions	5
Architecture	5
Functional Description	5
Write Operation	
Read Operation	5
Interrupts	5
Busy	
Master/Slave	
Semaphore Operation	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance Table	8
AC Test Loads and Waveforms	
AC Test Loads (Applicable to -12 only)	8
Switching Characteristics	
Data Retention Mode	
Timing	10

Switching Waveforms	11
Read Cycle No. 1 (Either Port Address Access)	11
Read Cycle No. 2 (Either Port CE/OE Access)	11
Read Cycle No. 3 (Either Port)	11
Write Cycle No. 1: R/W Controlled Timing	12
Write Cycle No. 2: CE Controlled Timing	12
Semaphore Read After Write Timing, Either Side	13
Timing Diagram of Semaphore Contention	13
Timing Diagram of Read with BUSY (M/S=HIGH)	14
Write Timing with Busy Input (M/S=LOW)	14
CE _L Valid First:	
Left Address Valid First:	
Busy Timing Diagram No. 1 (CE Arbitration)	15
Busy Timing Diagram No. 2 (Address Arbitration)	15
Interrupt Timing Diagrams	
Ordering Information	18
16K x 8 Asynchronous Dual-Port SRAM	18
Ordering Code Definitions	18
Package Diagrams	
Document History Page	21
Sales, Solutions, and Legal Information	22
Worldwide Sales and Design Support	22
Products	22
PSoC Solutions	22



Pin Configurations



Notes

5. This pin is I/O for CY7C017A only.

6. A₁₄ is a no connect pin for 16K devices.



Pin Configurations (continued)



Selection Guide

	CY7C006A CY7C007A CY7C016A CY7C017A -12 ^[7]	CY7C006A CY7C007A CY7C016A CY7C017A -15	CY7C006A CY7C007A CY7C016A CY7C017A -20
Maximum Access Time (ns)	12	15	20
Typical Operating Current (mA)	195	190	180
Typical Standby Current for I _{SB1} (mA) (Both Ports TTL Level)	55	50	45
Typical Standby Current for I _{SB3} (mA) (Both Ports CMOS Level)	0.05	0.05	0.05



Pin Definitions

Left Port	Right Port	Description
CEL	CER	Chip Enable
R/WL	R/WR	Read/Write Enable
OEL	0E _R	Output Enable
A _{0L} -A _{14L}	A _{0R} -A _{14R}	Address
I/O _{0L} -I/O _{8L}	I/O _{0R} –I/O _{8R}	Data Bus Input/Output (I/O ₀ –I/O ₇ for ×8 devices and I/O ₀ –I/O ₈ for ×9)
SEML	SEM _R	Semaphore Enable
INTL	INT _R	Interrupt Flag
BUSYL	BUSYR	Busy Flag
M/S		Master or Slave Select
V _{CC}		Power
GND		Ground
NC		No Connect

Architecture

The CY7C006A, CY7C007A, CY7C016A and CY7C017A consist of an array of 32K/16K words of 8 bits and 32K words of 9 bits each of dual-port RAM cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two Interrupt (INT) pins can be utilized for port-to-port communication. Two Semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the devices can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The devices also have an automatic power-down feature controlled by CE. Each port is provided with its own Output Enable control (OE), which allows data to be read from the device.

Functional Description

The CY7C006A, CY7C007A, CY7C016A, and CY7C017A are low-power CMOS 32K × 8/9 and 16K × 8/9 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be utilized as standalone 8/9-bit dual-port static RAMs or multiple devices can be combined in order to function as <u>a</u> 16/18-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 16/18-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: Chip Enable (\overline{CE}), Read or Write Enable (\overline{RW}), and <u>Output</u> Enable (\overline{OE}). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The Interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature <u>is</u> controlled independently on each port by a Chip Select (CE) pin.

The CY7C006A, CY7C007A and CY7C017A are available in 68-pin PLCC packages, the CY7C006A is also available in 64-pin TQFP, and the CY7C007A and CY7C016A are also available in 80-pin TQFP packages.

Write Operation

Data <u>must</u> be set up for a duration of t_{SD} before the rising edge of R/W in order to guarantee <u>a</u> valid write. A write operation is controlled by either the R/W pin (see Write Cycle No. 1 waveform) or the CE pin (see Write Cycle No. 2 waveform). Required inputs for non-contention operations are summarized in *Table 1*.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port t_{DDD} after the data is presented on the other port.

Read Operation

Whe<u>n</u> reading the device, the user must assert both the \overline{OE} and \overline{CE} pins. Data will be available t_{ACE} after \overline{CE} or t_{DOE} after \overline{OE} is asserted. If the user wishes to access a semaphore flag, then the SEM pin must be asserted instead of the CE pin, and \overline{OE} must also be asserted.

Interrupts

The upper two memory locations may be used for message passing. The highest memory location (7FFF) is the mailbox for the right port and the second-highest memory location



(7FFE) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin. The operation of the interrupts and their interaction with Busy are summarized in *Table 2*.

Busy

The CY7C006A, CY7C007A, CY7C016A and CY7C017A provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports' CEs are asserted and an address match occurs within t_{PS} of each other, the busy logic will determine which port has access. If t_{PS} is violated, one port will definitely gain permission to the location, but it is not predictable which port will get that permission. BUSY will be asserted t_{BLA} after an address match or t_{BLC} after CE is taken LOW.

Master/Slave

A M/S pin is provided in order to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled (t_{BLC} or t_{BLA}), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/S pin allows the device to be used as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

Semaphore Operation

The CY7C006A, CY7C007A, CY7C016A and CY7C017A provide eight semaphore latches, which are separate from the

dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t_{SOP} before attempting to read the semaphore. The semaphore value will be available t_{SWRD} + t_{DOE} after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting SEM LOW. The SEM pin functions as a chip select for the semaphore latches (\overline{CE} must remain HIGH <u>during SEM</u> LOW). A₀₋₂ represents the semaphore address. \overline{OE} and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only I/O_0 is used. If a zero is written to the left port of an available semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. *Table 3* shows sample semaphore operations.

When reading a semaphore, all data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within t_{SPS} of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.



CY7C006A/CY7C007A CY7C016A/CY7C017A

Maximum Ratings^[8]

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage Temperature65°C to +150°C	
Ambient Temperature with Power Applied55°C to +125°C	
Supply Voltage to Ground Potential0.3V to +7.0V	
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V	

Electrical Characteristics

Over the Operating Range

DC Input Voltage ^[10]	–0.5V to +7.0V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	>2001V
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{cc}
Commercial	0°C to +70°C	$5V\pm10\%$

Parameter	Description									Unit		
				–12 ^[9] –15				-20				
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
V _{OH}	Output HIGH Voltage (V _{CC} = Min, I _{OH} = –4.0 mA)		2.4	-	-	2.4	-	-	2.4	-	_	V
V _{OL}	Output LOW Voltage (V _{CC} = Min, I _{OH} = +4.0 mA)		_		0.4	-		0.4	_		0.4	V
V _{IH}	Input HIGH Voltage		2.2		_	2.2		_	2.2		_	V
V _{IL}	Input LOW Voltage		-		0.8	-		0.8	-		0.8	V
I _{OZ}	Output Leakage Current		-10		10	-10		10	-10		10	μA
I _{CC}	Operating Current	Commercial	-	195	325	-	190	280	-	180	275	mA
	(V _{CC} = Max, I _{OUT} = 0 mA) Outputs Disabled	Industrial		-	_		215	305		-	_	mA
I _{SB1}	Standby Current	Commercial		55	75		50	70		45	65	mA
	$\frac{(Both Ports TTL Level)}{CE_L \& CE_R \ge V_{IH}, f = f_{MAX}}$	Industrial		-	_		65	95		-	_	mA
I _{SB2}	Standby Current	Commercial		125	205		120	180		110	160	mA
	$\frac{(One Port TTL Level)}{CE_L CE_R \ge V_{IH}, f = f_{MAX}}$	Industrial		-	_		135	205		-	_	mA
I _{SB3}	Standby Current	Commercial		0.05	0.5		0.05	0.5		0.05	0.5	mA
		Industrial		-	_		0.05	0.5		-	_	mA
I _{SB4}	Standby Current	Commercial		115	185	ĺ	110	160		100	140	mA
	$(\underbrace{One}_{I} \text{ Port CMOS Level}) \xrightarrow{CE}_{I} \overrightarrow{CE}_{R} \ge V_{IH}, f = f_{MAX}^{[10, 11]}$	Industrial		-	_		125	175		-	_	mA

Notes

8. The Voltage on any input or I/O pin cannot exceed the power pin during power-up.

9. See page 7 for Load Conditions.

11. $f_{MAX} = 1/t_{RC}$ = All inputs cycling at f = 1/t_{RC} (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I_{SB3} .



Capacitance Table^[12]

Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input Capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = 5.0 \text{ V}$	10	pF
C _{OUT}	Output Capacitance		10	pF





(a) Normal Load (Load 1)



(b) Thévenin Equivalent (Load 1)



(c) Three-State Delay (Load 2) (Used for t_{LZ} , t_{HZ} , t_{HZWE} , & t_{LZWE} including scope and jig)

AC Test Loads (Applicable to -12 only)^[13]





(a) Load 1 (-12 only)



Capacitance (pF)

(b) Load Derating Curve

Notes

12. Tested initially and after any design or process changes that may affect these parameters. 13. Test Conditions: C = 10 pF.



Switching Characteristics

Over the Operating Range^[14]

Parameter	Description	CY7C006A CY7C007A CY7C016A CY7C017A					Unit	
		-1	2 ^[15]	-15		-20		
		Min	Max	Min	Мах	Min	Мах	
READ CYCLE								
t _{RC}	Read Cycle Time	12	_	15	_	20	_	ns
t _{AA}	Address to Data Valid	-	12	-	15	-	20	ns
t _{OHA}	Output Hold From Address Change	3	-	3	-	3	-	ns
t _{ACE} ^[16]	CE LOW to Data Valid	_	12	-	15	_	20	ns
t _{DOE}	OE LOW to Data Valid	_	8	_	10	-	12	ns
t _{LZOE} ^[17, 18, 19]	OE LOW to Low Z	3	_	3	_	3	_	ns
t _{HZOE} ^[17, 18, 19]	OE HIGH to High Z	_	10	_	10	_	12	ns
t _{LZCE} ^[17, 18, 19]	CE LOW to Low Z	3	_	3	_	3	_	ns
t _{HZCE} ^[17, 18, 19]	CE HIGH to High Z	_	10	-	10	_	12	ns
t _{PU} ^[19]	CE LOW to Power-Up	0	_	0	_	0	_	ns
t _{PD} ^[19]	CE HIGH to Power-Down	_	12	-	15	-	20	ns
WRITE CYCLI	Ē	•	•	•				
t _{WC}	Write Cycle Time	12	-	15	_	20	_	ns
t _{SCE} ^[16]	CE LOW to Write End	10	_	12	_	15	_	ns
t _{AW}	Address Valid to Write End	10	_	12	_	15	_	ns
t _{HA}	Address Hold From Write End	0	_	0	_	0	_	ns
t _{SA} ^[16]	Address Set-Up to Write Start	0	_	0	_	0	_	ns
t _{PWE}	Write Pulse Width	10	_	12	_	15	_	ns
t _{SD}	Data Set-Up to Write End	10	_	10	_	15	_	ns
t _{HD} ^[22]	Data Hold From Write End	0	_	0	_	0	_	ns
t _{HZWE} ^[18, 19]	R/\overline{W} LOW to High Z	_	10	-	10	_	12	ns
t _{LZWE} ^[18, 19]	R/W HIGH to Low Z	3	_	3	_	3	_	ns
t _{WDD} ^[20]	Write Pulse to Data Delay	-	25	-	30	-	45	ns
t _{DDD} ^[20]	Write Data Valid to Read Data Valid	-	20	-	25	-	30	ns
BUSY TIMING	[21]					•		
t _{BLA}	BUSY LOW from Address Match	-	12	-	15	-	20	ns
t _{BHA}	BUSY HIGH from Address Mismatch	_	12	_	15	-	20	ns

Notes:

14. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified 14. Test conditions assume signal transition interiors in solverss, timing reference reversion 1.5 v, input puise reversion 0.6 3.6 v, and output to $I_{O/I_{OH}}$ and 30-pF load capacitance. 15. See page 7 for Load Conditions. 16. To access RAM, $\overline{CE} = L$, $\overline{SEM} = H$. To access semaphore, $\overline{CE} = H$ and $\overline{SEM} = L$. Either condition must be valid for the entire t_{SCE} time. 17. At any given temperature and voltage condition for any given device, t_{HZCE} is less than t_{LZCE} and t_{HZOE} is less than t_{LZOE}. 18. Test conditions used are Load 3. 10. This exprements in guaranteed but not tested

19. This parameter is guaranteed but not tested.

20. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

21. Test conditions used are Load 2.

22. For 15 ns industrial parts $\ensuremath{t_{\text{HD}}}$ Min. is 0.5 ns.



Switching Characteristics

Over the Operating Range^[14] (continued)

Parameter	Description	CY7C006A CY7C007A CY7C016A CY7C017A						Unit
		-1	2 ^[15]	-	15	-	20	
		Min	Max	Min	Мах	Min	Max	
t _{BLC}	BUSY LOW from CE LOW		12		15		20	ns
t _{BHC}	BUSY HIGH from CE HIGH		12		15		17	ns
t _{PS}	Port Set-Up for Priority	5		5		5		ns
t _{WB}	R/W HIGH after BUSY (Slave)	0		0		0		ns
t _{WH}	R/W HIGH after BUSY HIGH (Slave)	11		13		15		ns
t _{BDD} ^[23]	BUSY HIGH to Data Valid		12		15		20	ns
INTERRUPT 1	riming ^[24]	ł			I			
t _{INS}	INT Set Time		12		15		20	ns
t _{INR}	INT Reset Time		12		15		20	ns
SEMAPHORE TIMING								
t _{SOP}	SEM Flag Update Pulse (OE or SEM)	10		10		10		ns
t _{SWRD}	SEM Flag Write to Read Time	5		5		5		ns
t _{SPS}	SEM Flag Contention Window	5		5		5		ns
t _{SAA}	SEM Address Access Time		12		15		20	ns

Data Retention Mode

The CY7C006A, CY7C007A, CY7C016A, and CY7C017A are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

- 1. Chip Enable (\overline{CE}) must be held HIGH during data retention, within V_{CC} to V_{CC} 0.2 V.
- 2. $\overline{\text{CE}}$ must be kept between V_{CC} 0.2 V and 70% of V_{CC} during the power-up and power-down transitions.
- 3. The RAM can begin operation ${\rm >t_{RC}}$ after V_{CC} reaches the minimum operating voltage (4.5 V).

Timing



Parameter	Test Conditions ^[25]	Max	Unit
ICC _{DR1}	@ VCC _{DR} =2V	1.5	mA

23. t_{BDD} is a calculated parameter and is the greater of $t_{WDD}-t_{PWE}$ (actual) or $t_{DDD}-t_{SD}$ (actual).

^{24.} Test conditions used are Load 2. 25. $\overline{CE} = V_{CC}$, $V_{in} = GND$ to V_{CC} , $T_A = 25$ C. This parameter is guaranteed but not tested.



Switching Waveforms

Read Cycle No. 1 (Either Port Address Access)^[26, 27, 28]



Read Cycle No. 2 (Either Port CE/OE Access)^[26, 29, 30]



Read Cycle No. 3 (Either Port)^[26, 28, 29, 30]



Notes



Write Cycle No. 1: R/W Controlled Timing [31, 32, 33, 34]



Write Cycle No. 2: CE Controlled Timing ^[31, 32, 33, 38]



Notes

- 31. R/W or CE must be HIGH during all address transitions.

- 31. R/W or CE must be HIGH during all address transitions.
 32. A write occurs during the overlap (t_{SCE} or t_{PWE}) of a LOW CE or SEM.
 33. t_{HA} is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
 34. If OE is LOW during a R/W controlled write cycle_the write pulse width <u>must</u> be the larger of t_{PWE} or (t_{HZWE} + t_{SD}) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{SD}. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the <u>specified t_{PWE}</u>.
 35. To access RAM, CE = V_{IL}. SEM = V_{IH}.
 36. Transition is measured ±500 mV from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested.
 37. During this <u>period</u>, the I/O pins are in the output state, and input signals must not be applied.
 38. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.



Semaphore Read After Write Timing, Either Side^[39]



Timing Diagram of Semaphore Contention^[40, 41, 42]



Notes

- 39. CE = HIGH for the duration of the above timing (both write and read cycle).
- 40. $I/O_{0R} = I/O_{0L} = LOW$ (request semaphore); $\overline{CE}_R = \overline{CE}_L = HIGH$.
- 41. Semaphores are reset (available to both ports) at cycle start.
- 42. If t_{SPS} is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.



Timing Diagram of Read with $\overline{\text{BUSY}}$ (M/S=HIGH)^[43]



Write Timing with Busy Input (M/S=LOW)



Note
43.
$$\overline{CE}_{L} = \overline{CE}_{R} = LOW.$$



Busy Timing Diagram No. 1 (CE Arbitration)^[44]

CE_LValid First:



Busy Timing Diagram No. 2 (Address Arbitration)^[44]

Left Address Valid First:



Right Address Valid First:



Note

44. If t_{PS} is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.







Notes

45. t_{HA} depends on which enable pin (\overline{CE}_L or $\underline{R}/\overline{W}_L$) is deasserted first. 46. t_{INS} or t_{INR} depends on which enable pin (\overline{CE}_L or $\overline{R}/\overline{W}_L$) is asserted last.



Table 1. Non-Contending Read/Write

Inputs				Outputs	
CE	R/W	OE	SEM	I/O ₀ –I/O ₈	Operation
Н	Х	Х	Н	High Z	Deselected: Power-Down
Н	Н	L	L	Data Out	Read Data in Semaphore Flag
Х	Х	Н	Х	High Z	I/O Lines Disabled
Н	μ	Х	L	Data In	Write into Semaphore Flag
L	Н	L	Н	Data Out	Read
L	L	Х	Н	Data In	Write
L	Х	Х	L		Not Allowed

Table 2. Interrupt Operation Example (assumes $\overline{\text{BUSY}}_{\text{L}} = \overline{\text{BUSY}}_{\text{R}} = \text{HIGH}$)

		Left Port					Right Port				
Function	R/W_L	CE	OE	A _{0L-14L}	INT	R/W _R	CER	OER	A _{0R-14R}	INT _R	
Set Right INT _R Flag	L	L	Х	7FFF	Х	Х	Х	Х	Х	L ^[48]	
Reset Right INT _R Flag	Х	Х	Х	Х	Х	Х	L	L	7FFF	H ^[47]	
Set Left INT _L Flag	Х	Х	Х	Х	L ^[47]	L	L	Х	7FFE	Х	
Reset Left INT _L Flag	Х	L	L	7FFE	H ^[48]	Х	Х	Х	Х	Х	

Table 3. Semaphore Operation Example

Function	I/O ₀ —I/O ₈ Left	I/O ₀ I/O ₈ Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left Port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free



Ordering Information

16K x 8 Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C006A-20AC	A65	64-Pin Thin Quad Flat Pack	Commercial
	CY7C006A-20AXC	A65	64-Pin Pb-Free Thin Quad Flat Pack	Commercial
	CY7C006A-20AXI	A65	64-Pin Pb-Free Thin Quad Flat Pack	Industrial
	CY7C006A-20JXC	J81	68-Pin Pb-Free Plastic Leaded Chip Carrier	Commercial

Ordering Code Definitions





Package Diagrams



64-Lead Thin Plastic Quad Flat Pack (14 x 14 x 1.4 mm) A65 64-Lead Pb-Free Thin Plastic Quad Flat Pack (14 x 14 x 1.4 mm) A65

51-85046 *D



Package Diagrams (continued)



80-Pin Thin Plastic Quad Flat Pack A80 80-Pin Pb-Free Thin Plastic Quad Flat Pack A80

51-85065 *C

68-Lead Plastic Leaded Chip Carrier J81 68-Lead Pb-Free Plastic Leaded Chip Carrier J81







Document History Page

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	110197	09/29/01	SZV	Change from Spec number: 38-00831 to 38-06045
*A	122295	12/27/02	RBI	Power up requirements added to Maximum Ratings Information
*В	237620	See ECN	YDT	Removed cross information from features section
*C	345376	See ECN	AEQ	Removed I-Temp versions for both packages, since they are not valid part numbers.
*D	387333	See ECN	PCX	Included Pb-Free Logo Included package: CY7C006A-20AI Included Pb-Free packages: CY7C006A-15AXC, CY7C006A-20AXC, CY7C006A-20AXI, CY7C006A-20JXC, CY7C007A-20JXC, CY7C016A-15AXC
*E	2896210	03/22/2010	RAME	Updated Ordering Information Updated Package Diagram
*F	3110296	12/14/2010	EYB	Updated Ordering Information. Added Ordering Code Definitions. Minor edits and updated in new template.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2001-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-06045 Rev. *F

Revised December 17, 2010

Page 22 of 22

All products and company names mentioned in this document may be the trademarks of their respective holders.