

CY7C1020B

Features

- High speed
 - —t_{AA} = 12, 15 ns
- CMOS for optimum speed/power
- Low active power
 - —825 mW (max.)
- Low CMOS standby power (L version only) —2.75 mW (max.)
- Automatic power-down when deselected
- Independent control of upper and lower bits
- Available in 44-pin TSOP II and 400-mil SOJ

Functional Description

The CY7C1020B is a high-performance CMOS static RAM organized as 32,768 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

32K x 16 Static RAM

<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable (\overline{CE}) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₁ through I/O₈), is written into the location specified <u>on the</u> address pins (A₀ through A₁₅). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₉ through I/O₁₆) is written into the location specified on the address pins (A₀ through A₁₅).

Reading from the device is accomplished by taking Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (\overline{WE}) HIGH. If Byte Low Enable (\overline{BLE}) is LOW, then data from the memory location specified by the address pins will appear on I/O₁ to I/O₈. If Byte High Enable (\overline{BHE}) is LOW, then data from memory will appear on I/O₉ to I/O₁₆. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O₁ through I/O₁₆) are placed in <u>a</u> high-impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (\overline{CE} LOW, and WE LOW).

The CY7C1020B is available in standard 44-pin TSOP Type II and 400-mil-wide SOJ packages.



Selection Guide

		7C1020B-12	7C1020B-15
Maximum Access Time (ns)	Commercial	12	15
Maximum Operating Current (mA)	Commercial	140	130
Maximum CMOS Standby Current (mA)	Commercial	3	3
	L	0.5	0.5

3901 North First Street • San Jose • CA 95134 • 408-943-2600 Revised August 20, 2002



Maximum Ratings

(Above which the useful life may be impaired. For user guide-lines, not tested.)

Electrical Characteristics Over the Operating Range

Current into Outputs (LOW)	20 mA
Static Discharge Voltage	.>2001V
(per MIL-STD-883, Method 3015)	

Latch-Up Current......>200 mA

Operating Range

Range	Ambient Temperature ^[2]	V _{cc}	
Commercial	0°C to +70°C	5V ± 10%	
Industrial	–40°C to +85°C	5V ± 10%	

Parameter		Test Conditions		7C1020B-12		7C1020B-15		
	Description			Min.	Max.	Min.	Max.	Unit
V_{OH} Output HIGH Voltage $V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$				2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA			0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2	6.0	2.2	6.0	V
V _{IL}	Input LOW Voltage ^[1]			-0.5	0.8	-0.5	0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	GND <u><</u> V _I ≤ V _{CC} , Output Disabled		-1	+1	-1	+1	μA
I _{OS}	Output Short Circuit Current ^[3]	V _{CC} = Max., V _{OUT} = GND			-300		-300	mA
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{RC}$			140		130	mA
I _{SB1}	Automatic CE Power-Down Current—TTL Inputs	$\begin{array}{l} \underline{Ma}x. \ V_{CC}, \\ \overline{CE} \geq V_{IH} \\ V_{IN} \geq V_{IH} \ or \\ V_{IN} \leq V_{IL}, \\ f = f_{MAX} \end{array}$			20		20	mA
I _{SB2}	Automatic CE	<u>Ma</u> x. V _{CC} , CE ≥			3		3	mA
$\begin{array}{l} \mbox{Power-Down} & \mbox{CE} \geq \\ \mbox{Current}\mbox{CMOS Inputs} & \mbox{V}_{CC}\mbox{0.3V}, \mbox{V}_{IN} \geq \\ \mbox{V}_{CC}\mbox{0.3V}, \mbox{f} = 0 \end{array}$		L		0.5		0.5	mA	

Notes:

1. 2. 3.

 V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns. T_A is the case temperature. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.



Capacitance^[4]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_{A} = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C _{OUT}	Output Capacitance	$V_{\rm CC} = 5.0 V$	8	pF

AC Test Loads and Waveforms



Note:

4. Tested initially and after any design or process changes that may affect these parameters.



Switching Characteristics $\ensuremath{^{[5]}}$ Over the Operating Range

		7C102	20B-12	7C1020B-15		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle	-			•	•	•
t _{RC}	Read Cycle Time			15		ns
t _{AA}	Address to Data Valid		12		15	ns
t _{OHA}	Data Hold from Address Change	3		3		ns
t _{ACE}	CE LOW to Data Valid		12		15	ns
t _{DOE}	OE LOW to Data Valid		6		7	ns
t _{LZOE}	OE LOW to Low Z ^[6]	0		0		ns
t _{HZOE}	OE HIGH to High Z ^[6, 7]		6		7	ns
t _{LZCE}	CE LOW to Low Z ^[6]	3		3		ns
t _{HZCE}	CE HIGH to High Z ^[6, 7]		6		7	ns
t _{PU}	CE LOW to Power-Up	0		0		ns
t _{PD}	CE HIGH to Power-Down 12		12		15	ns
t _{DBE}	Byte Enable to Data Valid		6		7	ns
t _{LZBE}	Byte Enable to Low Z 0			0		ns
t _{HZBE}	Byte Disable to High Z		6		7	ns
Write Cycle ^[8]	·					
t _{WC}	Write Cycle Time	12		15		ns
t _{SCE}	CE LOW to Write End	9		10		ns
t _{AW}	Address Set-Up to Write End	8		10		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		ns
t _{PWE}	WE Pulse Width	8		10		ns
t _{SD}	Data Set-Up to Write End	6		8		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[6]	3		3		ns
t _{HZWE}	WE LOW to High Z ^[6, 7]		6		7	ns
t _{BW}	Byte Enable to End of Write	8		9		ns

Notes:

Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified l_{OL}/l_{OH} and 30-pF load capacitance.
At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZWE} for any given device.
t_{HZOE}, t_{HZDE}, t_{HZCE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of <u>5 p</u>F as in <u>part</u> (b) of AC <u>Test Loads</u>. Transition is measured ±500 mV from steady-state voltage.
The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE / BLE LOW. CE, WE and BHE / BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.



Switching Waveforms



Read Cycle No. 2 (\overline{OE} Controlled)^[10, 11]



Notes:

Device is continuously selected. \overline{OE} , \overline{CE} , \overline{BHE} and/or $\overline{BHE} = V_{IL}$. WE is HIGH for read cycle. Address valid prior to or coincident with \overline{CE} transition LOW. 9.

10. 11.



Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)^[12, 13]



Write Cycle No. 2 (BLE or BHE Controlled)



Notes:

12. Data I/O is high impedance if OE or BHE and/or BLE = V_{IH}.
13. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



Switching Waveforms (continued)



Truth Table

CE	OE	WE	BLE	BHE	I/O ₁ –I/O ₈	I/O ₉ –I/O ₁₆	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Power-Down	Standby (I _{SB})
L	L	Н	L	L	Data Out	Data Out	Read – All bits	Active (I _{CC})
			L	Н	Data Out	High Z	Read – Lower bits only	Active (I _{CC})
			Н	L	High Z	Data Out	Read – Upper bits only	Active (I _{CC})
L	Х	L	L	L	Data In	Data In	Write – All bits	Active (I _{CC})
			L	Н	Data In	High Z	Write – Lower bits only	Active (I _{CC})
			Н	L	High Z	Data In	Write – Upper bits only	Active (I _{CC})
L	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})

Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled) $\overline{\text{OE}}$ LOW)



Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	CY7C1020B-12VC	CY7C1020B-12VC V34 4		Commercial
	CY7C1020BL-12VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1020B-12ZC	Z44	44-Lead TSOP Type II	Commercial
	CY7C1020BL-12ZC	Z44	44-Lead TSOP Type II	Commercial
15	CY7C1020B-15VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1020BL-15VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1020B-15ZC	Z44	44-Lead TSOP Type II	Commercial
	CY7C1020BL-15ZC	Z44	44-Lead TSOP Type II	Commercial

Package Diagrams



44-Lead (400-Mil) Molded SOJ V34



Package Diagrams (continued)



44-Pin TSOP II Z44

All product and company names mentioned in this document may be the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2002. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor product product nor does it convey or imply any license under patent or other rights. Cypress Semiconductor conductor for does not authorize semiconductor products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.



Document Title: CY7C1020B 32K x 16 Static RAM Document #: 38-05171						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change		
**	115439	05/09/02	DSG	New Data Sheet		
*A	116869	08/21/02	DFP	Added L-Power Specifications.		