

# 4-Mbit (1 M × 4) Static RAM

#### **Features**

- Pin- and function-compatible with CY7C1046B
- High speed

  □ t<sub>AA</sub> = 10 ns
- CMOS for optimum speed and power
- Low active power
  □ I<sub>CC</sub> = 90 mA at 10 ns
- Low CMOS standby power □ I<sub>SB2</sub> = 10 mA
- Data retention at 2.0 V
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in lead-free 400-mil-wide 32-pin SOJ package

### **Functional Description**


The CY7C1046D is a high-performance CMOS static RAM organized as 1M words by 4 bits. Easy memory expansion is provided by an <u>acti</u>ve LOW Chip Enable ( $\overline{\text{CE}}$ ), an active LOW Output Enable ( $\overline{\text{OE}}$ ), and tri-state drivers. Writing to the device is <u>ac</u>complished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Write Enable ( $\overline{\text{WE}}$ ) inputs LOW. Data on the four I/O pins (I/O $_0$  through I/O $_3$ ) is then written into the location specified on the address pins ( $A_0$  through  $A_{19}$ ).

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The four input/output pins (I/O $_0$  through I/O $_3$ ) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1046D is available in a standard 400-mil-wide 32-pin SOJ package with center power and ground (revolutionary) pinout.

### Logic Block Diagram





# Contents

Selection Guide	3
Pin Configuration	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	4
Capacitance	4
Thermal Resistance	4
AC Test Loads and Waveforms	5
Switching Characteristics	6
Data Retention Characteristics	
Data Retention Waveform	7
Switching Waveforms	8
Read Cycle No. 1	
Read Cycle No. 2 (OE Controlled)	8
Write Cycle No. 1 (CF Controlled)	

Write Cycle No. 2 (WE Controlled,	0
OE HIGH During Write)	
Write Cycle No. 3 (WE Controlled, OE LOW)	
Truth Table	10
Ordering Information	11
Ordering Code Definitions	11
Package Diagram	12
Acronyms	13
Document Conventions	
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	
Products	15
PSoC Solutions	




# **Selection Guide**

	-10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	90	mA
Maximum CMOS Standby Current (mA)	10	mA

# **Pin Configuration**







# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature ......-65 °C to +150 °C

Ambient temperature with

power applied ...... –55 °C to +125 °C

Supply voltage on  $V_{CC}$  to relative  $GND^{[1]}.....-0.5\ V$  to +6.0 V

DC input voltage<sup>[1]</sup>.....-0.5 V to  $V_{CC}$  + 0.5 V

Current into outputs (LOW)	20 mA
Static discharge voltage(per MIL-STD-883, method 3015)	> 2001 V
Latch up current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Industrial	–40 °C to +85 °C	4.5 V–5.5 V

### **Electrical Characteristics**

Over the Operating Range

Dawamatan	Decemention	Took Conditions	Took Conditions		-10	
Parameter	Description	Test Conditions		Min	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA		2.4	_	V
V <sub>OL</sub>	Output LOW voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8.0 mA		-	0.4	V
V <sub>IH</sub>	Input HIGH voltage			2.0	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW voltage <sup>[1]</sup>			-0.5	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \le V_{IN} \le V_{CC}$	$GND \leq V_{IN} \leq V_{CC}$			μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_{OUT} \le V_{CC}$ , output disabled		-1	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$V_{CC}$ = Max, f = f <sub>MAX</sub> = 1/t <sub>RC</sub>	100 MHz	_	90	mA
			83 MHz	_	80	
			66 MHz	-	70	
			40 MHz	-	60	
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL inputs	$\begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}}, \text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or} \\ &\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{f} = \text{f}_{\text{MAX}} \end{aligned}$		-	20	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current —CMOS inputs	$\begin{array}{l} \text{Max V}_{CC}, \overline{\text{CE}} \geq \text{V}_{CC} - 0.3 \text{ V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{CC} - 0.3 \text{ V}, \text{ or V}_{\text{IN}} \leq 0.3 \text{ V}, \text{ f = 0} \end{array}$		-	10	mA

# Capacitance<sup>[2]</sup>

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 5.0 \text{V}$	8	pF
C <sub>OUT</sub>	I/O capacitance		8	pF

### **Thermal Resistance**

Parameter	Description	Test Conditions	SOJ Package	Unit
$\Theta_{JA}$		Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	53.44	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case) <sup>[2]</sup>		38.25	°C/W


#### Notes

- V<sub>IL</sub> (min) = -2.0 V and V<sub>IH</sub>(max) = V<sub>CC</sub> + 2 V for pulse durations of less than 20 ns.
   Tested initially and after any design or process changes that may affect these parameters.

Document Number: 38-05705 Rev. \*E



# AC Test Loads and Waveforms [3]



### Note

<sup>3.</sup> AC characteristics (except high Z) are tested using the load conditions shown in (a). High Z characteristics are tested for all speeds using the test load shown in (c).



# Switching Characteristics<sup>[4]</sup>

Over the Operating Range

D	Description Description		16D-10	
Parameter	Description	Min	Max	Unit
Read Cycle		1	1	
t <sub>power</sub>	V <sub>CC</sub> (typical) to the first access <sup>[5]</sup>	100	_	μS
t <sub>RC</sub>	Read cycle time	10	_	ns
t <sub>AA</sub>	Address to data valid	-	10	ns
t <sub>OHA</sub>	Data hold from address change	3	_	ns
t <sub>ACE</sub>	CE LOW to data valid	-	10	ns
t <sub>DOE</sub>	OE LOW to data valid	_	5	ns
t <sub>LZOE</sub>	OE LOW to low Z <sup>[7]</sup>	0	_	ns
t <sub>HZOE</sub>	OE HIGH to high Z <sup>[6, 7]</sup>	_	5	ns
t <sub>LZCE</sub>	CE LOW to low Z <sup>[7]</sup>	3	_	ns
t <sub>HZCE</sub>	CE HIGH to high Z <sup>[6, 7]</sup>	_	5	ns
t <sub>PU</sub>	CE LOW to power-up	0	_	ns
t <sub>PD</sub>	CE HIGH to power-down	_	10	ns
Write Cycle <sup>[8, 9]</sup>		1	1	
t <sub>WC</sub>	Write cycle time	10	_	ns
t <sub>SCE</sub>	CE LOW to write end	7	_	ns
t <sub>AW</sub>	Address set-up to write end	7	_	ns
$t_{HA}$	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address set-up to write start	0	_	ns
t <sub>PWE</sub>	WE pulse width	7	_	ns
t <sub>SD</sub>	Data set-up to write end	6	_	ns
thD	Data hold from write end	0	_	ns
t <sub>LZWE</sub>	WE HIGH to low Z <sup>[7]</sup>	3	_	ns
t <sub>HZWE</sub>	WE LOW to high Z <sup>[6, 7]</sup>	_	5	ns

#### Notes

- 4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
- tpower gives the minimum amount of time that the power supply should be at stable, typical V<sub>CC</sub> values until the first memory access can be performed. the through the through the through the through the through the through through the transfer of the through through the through through the through through through the through through through the through through the through through through the through through through the through through through the through through the through through the through through through the through through through the through through the through the through through the through through the th
- state.
  At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
  The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
  The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions <sup>[10]</sup>	Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		2.0	-	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V},$	_	10	mA
t <sub>CDR</sub> <sup>[11]</sup>	Chip deselect to data retention time	$V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$	0	_	ns
t <sub>R</sub> <sup>[12]</sup>	Operation recovery time		t <sub>RC</sub>	-	ns

# **Data Retention Waveform**




Notes 10. No inputs may exceed  $V_{CC}$  + 0.3 V. 11. Tested initially and after any design or process changes that may affect these parameters. 12. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 50~\mu s$  or stable at  $V_{CC(min)} \ge 50~\mu s$ .




# **Switching Waveforms**

# Read Cycle No. 1<sup>[13, 14]</sup>



# Read Cycle No. 2 (OE Controlled)[14, 15]



#### Notes

<sup>13. &</sup>lt;u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u> = V<sub>IL</sub>.


14. <u>WE</u> is HIGH for read cycle.

15. Address valid prior to or coincident with <u>CE</u> transition LOW.




# Switching Waveforms (continued)

# Write Cycle No. 1 (CE Controlled)[16, 17]



# Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[16, 17]



<sup>16.</sup> Data I/O is high impedance if OE = V<sub>IH</sub>.


17. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

18. During this period the I/Os are in the output state and input signals should not be applied.



# Switching Waveforms (continued)

# Write Cycle No. 3 (WE Controlled, OE LOW)[19]



### **Truth Table**

CE	OE	WE	I/O <sub>0</sub> –I/O <sub>3</sub>	Mode	Power
Н	Х	X	High Z	Power-down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )

Notes

19. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high-impedance state.


20. During this period the I/Os are in the output state and input signals should not be applied.



# **Ordering Information**

	Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
ĺ	10	CY7C1046D-10VXI	51-85033	32-pin (400-Mil) Molded SOJ (Pb-free)	Industrial

### **Ordering Code Definitions**




Please contact your local Cypress sales representative for availability of these parts.



# **Package Diagram**

Figure 1. 32-pin (400-Mil) Molded SOJ





# Acronyms

Acronym	Description		
CMOS	complementary metal oxide semiconducto		
CE	chip enable		
I/O	input/output		
OE	output enable		
SRAM	static random access memory		
TSOP	thin small-outline package		
TTL	transistor-transistor logic		
VFBGA	very fine-pitch ball grid array		
WE	write enable		

# **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure			
ns	nano seconds			
V	Volts			
μs	micro seconds			
μΑ	micro Amperes			
mA	milli Amperes			
MHz	Mega Hertz			
pF	pico Farad			
°C	degree Celcius			
W	Watts			
%	percent			



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	307613	See ECN	RKF	New Data Sheet
*A	399070	See ECN	NXR	Changed from Advance to Preliminary Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed -20 speed bin Removed L-Version Redefined $I_{CC}$ values for Com'l and Ind'l temperature ranges $I_{CC}$ (Com'l): Changed from 70 and 55 mA to 75 and 70 mA for 12 and 15 ns speed bins respectively $I_{CC}$ (Ind'l): Changed from 80, 70 and 55 mA to 90, 85 and 80 mA for 10, 12 and 15 ns speed bins respectively Added Industrial Operating Range Changed reference voltage level for measurement of Hi-Z parameters from $\pm 500$ mV to $\pm 200$ mV Changed $V_{CC}$ to 3 V in the Input pulse waveform at the AC Test Loads and Waveforms on page # 3 Changed $t_{SCE}$ from 8 to 7 ns for -10 speed bin Added Truth Table Added 10 ns parts in the Ordering Information table Changed part names from V33 to V324 in the Ordering Information Table
*B	459072	See ECN	NXR	Converted from Preliminary to Final. Removed -12 and -15 Speed bins Removed Commercial Operating Range product information. Changed Maximum Rating for supply voltage from 7V to 6V Changed the Capacitance value of input pins and I/O pins from 6 pF to 8 pF Updated the Thermal Resistance table. Changed t <sub>HZWE</sub> from 6 ns to 5 ns Added footnote #4 and 11 Updated footnote #7 on High-Z parameter measurement Updated the Ordering Information and replaced Package Name column with Package Diagram in the Ordering Information table.
*C	3059162	10/14/2010	PRAS	Added Ordering Code Definitions. Updated Package Diagram.
*D	3098812	12/01/2010	PRAS	Added Acronyms and Units of Measure. Minor edits and updated in new template.
*E	3446913	11/24/2011	TAVA	Removed Note referring to SRAM System Guidelines application note on page 1. Updated test conditions for IIX parameter.



### Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive
Clocks & Buffers cypress.com/go/clocks
Interface cypress.com/go/interface
Lighting & Power Control cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2005-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.