

# 512 K × 8 Static RAM

#### **Features**

- High speed
  □ t<sub>AA</sub> = 17 ns
- Low active power □ 1073 mW (max.)
- Low CMOS standby power □ 2.75 mW (max.)
- 2.0 V data retention (400 µW at 2.0 V retention)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features

## **Functional Description**


The CY7C1049BN is a high-performance CMOS static RAM organized as 524,288 words by 8 bits. Easy memory expansion is provided by an <u>acti</u>ve LOW Chip Enable ( $\overline{\text{CE}}$ ), an active LOW Output Enable ( $\overline{\text{OE}}$ ), and three-state drivers. Writing to the device is <u>acc</u>omplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Write Enable ( $\overline{\text{WE}}$ ) inputs LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>).

Reading <u>from</u> the device is accomplished by taking Chip Enable (<u>CE</u>) and Output Enable (<u>OE</u>) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O $_0$  through I/O $_7$ ) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1049BN is available in a standard 400-mil-wide 36-pin SOJ package with center power and ground (revolutionary) pinout.

## **Logic Block Diagram**



### **Selection Guide**

	CY7C1049BNL-17
Maximum Access Time (ns)	17
Maximum Operating Current (mA)	195
Maximum CMOS Standby Current (mA)	0.5



## Contents

Pinouts	3
Maximum Ratings	3
Operating Range	3
Electrical Characteristics	
Capacitance	4
AC Test Loads and Waveforms	
Switching Characteristics	5
Data Retention Characteristics	
Data Retention Waveform	6
Switching Waveforms	
Truth Table	9

Ordering Information	g
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	11
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	12
PSoC Solutions	12



#### **Pinouts**

#### SOJ **Top View**

A <sub>0</sub>	10	36	Ь	NC
$A_1$	2	35	Ь	A <sub>18</sub>
A <sub>2</sub>	3	34	ь	A <sub>17</sub>
A <sub>3</sub>	4	33	ь	A <sub>16</sub>
$A_4$	5	32	Ь	A <sub>15</sub>
CE	6	31	П	ŌĒ
I/O <sub>0</sub>	7	30	ь	1/07
I/O <sub>1</sub>	8	29	ь	1/06
V <sub>CC</sub> □	9	28	Ь	GNE
GND [	10	27	ь	$V_{CC}$
I/O <sub>2</sub>	11	26	П	I/O <sub>5</sub>
I/O3 [	12	25	ь	1/04
WE	13	24	ь	A <sub>14</sub>
A <sub>5</sub>	14	23	ь	$A_{13}$
A <sub>6</sub> 🗆	15	22	ਖ	A <sub>12</sub>
A <sub>7</sub>		21	Þ	A <sub>11</sub>
A <sub>8</sub>	17	20	Ц	$A_{10}$
A <sub>9</sub>	18	19	μ	NC

## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage Temperature ......-65 °C to +150 °C

Ambient Temperature with

Power Applied ......–55 °C to +125 °C Supply Voltage on  $V_{CC}$  to Relative GND<sup>[1]</sup>...–0.5 V to +7.0 V

DC Voltage Applied to Outputs in High Z State  $^{[1]}$ .....-0.5 V to V<sub>CC</sub> + 0.5 V

DC Input Voltage<sup>[1]</sup> ...... –0.5 V to V<sub>CC</sub> + 0.5 V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001 V
Latch-Un Current	>200 m∆

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial L	0 °C to +70 °C	4.5 V–5.5 V

## **Electrical Characteristics** Over the Operating Range

Doromoter	Description	Toot Conditions	7C1	7C1049B-17		
Parameter	Description	Test Conditions	Min.	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$	2.4		V	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4	V	
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> +0.3	V	
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.3	0.3	V	
I <sub>IX</sub>	Input Load Current	$GND \le V_1 \le V_{CC}$	-1	+1	μА	
I <sub>OZ</sub>	Output Leakage Current			+1	μА	
Icc	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.$ $f = f_{MAX} = 1/t_{RC}$		195	mA	
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or} \\ &\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{ f} = \text{f}_{\text{MAX}} \end{aligned}$		40	mA	
I <sub>SB2</sub>	Automatic CE Power-Down Current —CMOS Inputs	$\begin{array}{l} \underline{\text{Max}}. \ V_{\text{CC}}, \\ \hline \text{CE} \geq V_{\text{CC}} - 0.3 \text{V}, \\ V_{\text{IN}} \geq V_{\text{CC}} - 0.3 \text{V}, \\ \text{or } V_{\text{IN}} \leq 0.3 \text{V}, \ \text{f} = 0 \\ \hline \text{Com'I} \end{array}$		0.5	mA	

#### Note


<sup>1.</sup> Minimum voltage is-2.0V for pulse durations of less than 20 ns.



## Capacitance<sup>[2]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	8	pF
C <sub>OUT</sub>	I/O Capacitance	$V_{CC} = 5.0 \text{ V}$	8	pF

## **AC Test Loads and Waveforms**



Equivalent to: THÉVENIN EQUIVALENT OUTPUT O

Note
2. Tested initially and after any design or process changes that may affect these parameters.



## Switching Characteristics<sup>[3]</sup> Over the Operating Range

D	Description.	CY7C104	19BNL-17	11!4
Parameter	Description	Min.	Max.	Unit
Read Cycle		<u> </u>		-
t <sub>power</sub>	V <sub>CC</sub> (typical) to the First Access <sup>[4]</sup>	1	_	ms
t <sub>RC</sub>	Read Cycle Time	17	_	ns
t <sub>AA</sub>	Address to Data Valid	_	17	ns
t <sub>OHA</sub>	Data Hold from Address Change	3	_	ns
t <sub>ACE</sub>	CE LOW to Data Valid	_	17	ns
t <sub>DOE</sub>	OE LOW to Data Valid	_	8	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[6]</sup>	0	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[5, 6]</sup>	_	7	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	3	_	ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[5, 6]</sup>	_	7	ns
t <sub>PU</sub>	CE LOW to Power-Up	0	_	ns
t <sub>PD</sub>	CE HIGH to Power-Down	_	17	ns
Write Cycle <sup>[7, 8]</sup>		"		
t <sub>WC</sub>	Write Cycle Time	17	_	ns
t <sub>SCE</sub>	CE LOW to Write End	12	_	ns
t <sub>AW</sub>	Address Set-Up to Write End	12	_	ns
t <sub>HA</sub>	Address Hold from Write End	0	_	ns
t <sub>SA</sub>	Address Set-Up to Write Start	0	_	ns
t <sub>PWE</sub>	WE Pulse Width	12	_	ns
t <sub>SD</sub>	Data Set-Up to Write End	8	_	ns
t <sub>HD</sub>	Data Hold from Write End	0	_	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	3	_	ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[5, 6]</sup>	_	8	ns

<sup>3.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub>

and 30-pF load capacitance.

4. This part has a voltage regulator which steps down the voltage from 5V to 3.3V internally. t<sub>power</sub> time has to be provided initially before a read/write operation is started.

5. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.

6. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.

7. The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.


8. The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



## Data Retention Characteristics Over the Operating Range

Parameter	Description		Conditions <sup>[10]</sup>	Min.	Max	Unit	
$V_{DR}$	V <sub>CC</sub> for Data Retention				2.0		V
I <sub>CCDR</sub>	Data Retention Current	Com'l I	_	$V_{CC} = V_{DR} = 3.0 \text{ V},$		200	μΑ
t <sub>CDR</sub> <sup>[2]</sup>	Chip Deselect to Data Retention Time			$CE \ge V_{CC} - 0.3 \text{ V}$ $V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$	0		ns
t <sub>R</sub> <sup>[9]</sup>	Operation Recovery Time				t <sub>RC</sub>		ns

## **Data Retention Waveform**



<sup>9.</sup>  $t_r \le 3$  ns for the -12 and -15 speeds.  $t_r \le 5$  ns for the -20 and slower speeds. 10. No input may exceed  $V_{CC}$  + 0.5V.



## **Switching Waveforms**

Figure 1. Read Cycle No. 1<sup>[11, 12]</sup>





Figure 2. Read Cycle No. 2 (OE Controlled)[12, 13]



Notes

11. <u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u> = V<sub>IL</sub>.

12. WE is HIGH for read cycle.

13. Address valid prior to or coincident with <u>CE</u> transition LOW.



## Switching Waveforms (continued)

Figure 3. Write Cycle No. 1 ( $\overline{\text{CE}}$  Controlled)[14, 15]





Figure 4. Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[14, 15]



Notes


14. Data I/O is high impedance if  $\overline{OE} = V_{|H-}$ 15. If  $\overline{CE}$  goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

16. During this period the I/Os are in the output state and input signals should not be applied.



## Switching Waveforms (continued)

Figure 5. Write Cycle No. 3 (WE Controlled, OE LOW)[15]



## **Truth Table**

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Power-down	Standby (I <sub>SB</sub> )
L	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, Output disabled	Active (I <sub>CC</sub> )

## **Ordering Information**


The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at <a href="http://www.cypress.com/products">www.cypress.com/products</a>.

http://www.cypress.com/products.


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
17	CY7C1049BNL-17VC	51-85090	36-pin (400-Mil) Molded SOJ	Commercial L





### **Ordering Code Definitions**



## **Package Diagram**









## **Acronyms**

Table 1. Acronyms Used in this Document

Acronym	Description			
CE	chip enable			
CMOS	complementary metal oxide semiconductor			
I/O	input/output			
OE	output enable			
SRAM	static random access memory			
WE	write enable			

# **Document Conventions**

### **Units of Measure**

Table 2. Units of Measure

Symbol	Unit of Measure			
ns	nanosecond			
V	volt			
μΑ	microampere			
mA	milliampere			
mV	millivolt			
mW	milliwatt			
MHz	megahertz			
pF	picofarad			
°C	degree Celsius			
W	watt			



### **Document History Page**

Document Title: CY7C1049BN 512 K × 8 Static RAM Document Number: 001-76449						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
**	3539227	TAVA	03/01/2012	New datasheet		

### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/powerpsoc

cypress.com/go/plc

Memory cypress.com/go/memory

Optical & Image Sensing cypress.com/go/image

PSoC cypress.com/go/psoc

Touch Sensing cypress.com/go/touch

USB Controllers cypress.com/go/USB

Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.