



CYPRESS

CY7C1049BV33

## 512K x 8 Static RAM

## Features

- High speed  
— $t_{AA} = 15$  ns
- Low active power  
—504 mW (max.)
- Low CMOS standby power (Commercial L version)  
—1.8 mW (max.)
- 2.0V Data Retention (660  $\mu$ W at 2.0V retention)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features

Functional Description<sup>[1]</sup>

The CY7C1049BV33 is a high-performance CMOS Static RAM organized as 524,288 words by 8 bits. Easy memory


expansion is provided by an active LOW Chip Enable ( $\overline{CE}$ ), an active LOW Output Enable ( $\overline{OE}$ ), and three-state drivers. Writing to the device is accomplished by taking Chip Enable ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW. Data on the eight I/O pins ( $I/O_0$  through  $I/O_7$ ) is then written into the location specified on the address pins ( $A_0$  through  $A_{18}$ ).

Reading from the device is accomplished by taking Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing Write Enable ( $\overline{WE}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins ( $I/O_0$  through  $I/O_7$ ) are placed in a high-impedance state when the device is deselected ( $\overline{CE}$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CE}$  LOW, and  $\overline{WE}$  LOW).

The CY7C1049BV33 is available in a standard 400-mil-wide 36-pin SOJ and 44-pin TSOPII packages with center power and ground (revolutionary) pinout.

## Logic Block Diagram



## Pin Configuration

SOJ Top View		TSOP II Top View	
$A_0$	1	NC	44
$A_1$	2	$A_{18}$	43
$A_2$	3	$A_{17}$	42
$A_3$	4	$A_{16}$	41
$A_4$	5	$A_{15}$	40
$CE$	6	$OE$	39
$I/O_0$	7	$I/O_7$	38
$I/O_1$	8	$I/O_6$	37
$V_{CC}$	9	GND	36
GND	10	$I/O_5$	35
$I/O_2$	11	$I/O_4$	34
$I/O_3$	12	$I/O_3$	33
$WE$	13	$WE$	32
$A_5$	14	$A_{14}$	31
$A_6$	15	$A_{13}$	30
$A_7$	16	$A_{12}$	29
$A_8$	17	$A_{11}$	28
$A_9$	18	$A_{10}$	27
	19	NC	26
	20	NC	25
	21	NC	24
	22	NC	23

## Selection Guide

	-12	-15	-17	-20	-25
Maximum Access Time (ns)	12	15	17	20	25
Maximum Operating Current (mA)	Comm'l	200	180	170	160
	Ind'l	220	200	180	170
Maximum CMOS Standby Current (mA)	Com'l/Ind'l	8	8	8	8
	Com'l L	0.5	0.5	0.5	0.5

## Note:

- For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at [www.cypress.com](http://www.cypress.com).

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$

Ambient Temperature with

Power Applied .....  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

Supply Voltage on  $V_{\text{CC}}$  to Relative GND<sup>[2]</sup> .....  $-0.5\text{V}$  to  $+4.6\text{V}$

DC Voltage Applied to Outputs<sup>[2]</sup>

in High Z State .....  $-0.5\text{V}$  to  $V_{\text{CC}} + 0.5\text{V}$

DC Input Voltage<sup>[2]</sup> .....  $-0.5\text{V}$  to  $V_{\text{CC}} + 0.5\text{V}$

Current into Outputs (LOW) ..... 20 mA

## Operating Range

Range	Ambient Temperature	$V_{\text{CC}}$
Commercial	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	$3.3\text{V} \pm 0.3\text{V}$
Industrial	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	

## DC Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions		-12		-15		-17		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
$V_{\text{OH}}$	Output HIGH Voltage	$V_{\text{CC}} = \text{Min.}$ , $I_{\text{OH}} = -4.0\text{ mA}$		2.4		2.4		2.4		V
$V_{\text{OL}}$	Output LOW Voltage	$V_{\text{CC}} = \text{Min.}$ , $I_{\text{OL}} = 8.0\text{ mA}$			0.4		0.4		0.4	V
$V_{\text{IH}}$	Input HIGH Voltage			2.2	$V_{\text{CC}} + 0.5$	2.2	$V_{\text{CC}} + 0.5$	2.2	$V_{\text{CC}} + 0.5$	V
$V_{\text{IL}}$	Input LOW Voltage <sup>[2]</sup>			-0.5	0.8	-0.5	0.8	-0.5	0.8	V
$I_{\text{IX}}$	Input Load Current	$\text{GND} \leq V_{\text{I}} \leq V_{\text{CC}}$		-1	+1	-1	+1	-1	+1	$\mu\text{A}$
$I_{\text{OZ}}$	Output Leakage Current	$\text{GND} \leq V_{\text{OUT}} \leq V_{\text{CC}}$ , Output Disabled		-1	+1	-1	+1	-1	+1	$\mu\text{A}$
$I_{\text{CC}}$	$V_{\text{CC}}$ Operating Supply Current	$V_{\text{CC}} = \text{Max.}$ , $f = f_{\text{MAX}} = 1/t_{\text{RC}}$	Comm'l		200		180		170	mA
			Ind'l		220		200		180	mA
$I_{\text{SB1}}$	Automatic CE Power-Down Current —TTL Inputs	$\text{Max. } V_{\text{CC}}, \overline{\text{CE}} \geq V_{\text{IH}}$ $V_{\text{IN}} \geq V_{\text{IH}}$ or $V_{\text{IN}} \leq V_{\text{IL}}, f = f_{\text{MAX}}$			30		30		30	mA
$I_{\text{SB2}}$	Automatic CE Power-Down Current —CMOS Inputs	$\text{Max. } V_{\text{CC}},$ $\text{CE} \geq V_{\text{CC}} - 0.3\text{V},$ $V_{\text{IN}} \geq V_{\text{CC}} - 0.3\text{V},$ or $V_{\text{IN}} \leq 0.3\text{V}, f = 0$	Com'l/Ind'l		8		8		8	mA
			Com'l L		0.5		0.5		0.5	mA

**Note:**


2.  $V_{\text{IL}}$  (min.) =  $-2.0\text{V}$  for pulse durations of less than 20 ns.

**DC Electrical Characteristics** Over the Operating Range (continued)

Parameter	Description	Test Conditions	-20		-25		Unit
			Min.	Max.	Min.	Max.	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}$ , $I_{OH} = -4.0 \text{ mA}$	2.4		2.4		V
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}$ , $I_{OL} = 8.0 \text{ mA}$		0.4		0.4	V
$V_{IH}$	Input HIGH Voltage		2.2	$V_{CC} + 0.5$	2.2	$V_{CC} + 0.5$	V
$V_{IL}$	Input LOW Voltage <sup>[2]</sup>		-0.5	0.8	-0.5	0.8	V
$I_{IX}$	Input Load Current	$GND \leq V_I \leq V_{CC}$	-1	+1	-1	+1	$\mu A$
$I_{OZ}$	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}$ , Output Disabled	-1	+1	-1	+1	$\mu A$
$I_{CC}$	$V_{CC}$ Operating Supply Current	$V_{CC} = \text{Max.}$ , $f = f_{MAX} = 1/t_{RC}$	Com'l		160		150 mA
			Ind'l		170		170 mA
$I_{SB1}$	Automatic CE Power-Down Current —TTL Inputs	$\text{Max. } V_{CC}, \overline{CE} \geq V_{IH}$ $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}, f = f_{MAX}$		30		30	mA
$I_{SB2}$	Automatic CE Power-Down Current —CMOS Inputs	$\text{Max. } V_{CC},$ $\overline{CE} \geq V_{CC} - 0.3V,$ $V_{IN} \geq V_{CC} - 0.3V,$ or $V_{IN} \leq 0.3V, f = 0$	Com'l/Ind'l		8		mA
			Com'l L		0.5		0.5 mA

**Capacitance<sup>[3]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
$C_{IN}$	Input Capacitance	$T_A = 25^\circ C, f = 1 \text{ MHz}$ , $V_{CC} = 3.3V$	8	pF
$C_{OUT}$	I/O Capacitance		8	pF

**AC Test Loads and Waveforms**

**Note:**

3. Tested initially and after any design or process changes that may affect these parameters.

**AC Switching Characteristics<sup>[4]</sup> Over the Operating Range**

Parameter	Description	-12		-15		-17		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>								
$t_{\text{power}}$	$V_{\text{CC}}$ (typical) to the First Access <sup>[5]</sup>	1		1		1		$\mu\text{s}$
$t_{\text{RC}}$	Read Cycle Time	12		15		17		ns
$t_{\text{AA}}$	Address to Data Valid		12		15		17	ns
$t_{\text{OHA}}$	Data Hold from Address Change	3		3		3		ns
$t_{\text{ACE}}$	$\overline{\text{CE}}$ LOW to Data Valid		12		15		17	ns
$t_{\text{DOE}}$	$\overline{\text{OE}}$ LOW to Data Valid		6		7		8	ns
$t_{\text{LZOE}}$	$\overline{\text{OE}}$ LOW to Low Z	0		0		0		ns
$t_{\text{HZOE}}$	$\overline{\text{OE}}$ HIGH to High Z <sup>[6, 7]</sup>		6		7		8	ns
$t_{\text{LZCE}}$	$\overline{\text{CE}}$ LOW to Low Z <sup>[7]</sup>	3		3		3		ns
$t_{\text{HZCE}}$	$\overline{\text{CE}}$ HIGH to High Z <sup>[6, 7]</sup>		6		7		8	ns
$t_{\text{PU}}$	$\overline{\text{CE}}$ LOW to Power-Up	0		0		0		ns
$t_{\text{PD}}$	$\overline{\text{CE}}$ HIGH to Power-Down		12		15		17	ns
<b>Write Cycle<sup>[8, 9]</sup></b>								
$t_{\text{WC}}$	Write Cycle Time	12		15		17		ns
$t_{\text{SCE}}$	$\overline{\text{CE}}$ LOW to Write End	10		12		13		ns
$t_{\text{AW}}$	Address Set-Up to Write End	10		12		13		ns
$t_{\text{HA}}$	Address Hold from Write End	0		0		0		ns
$t_{\text{SA}}$	Address Set-Up to Write Start	0		0		0		ns
$t_{\text{PWE}}$	WE Pulse Width	10		12		13		ns
$t_{\text{SD}}$	Data Set-Up to Write End	7		8		9		ns
$t_{\text{HD}}$	Data Hold from Write End	0		0		0		ns
$t_{\text{LZWE}}$	WE HIGH to Low Z <sup>[7]</sup>	3		3		3		ns
$t_{\text{HZWE}}$	WE LOW to High Z <sup>[6, 7]</sup>		6		7		8	ns

**Notes:**

4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{\text{OL}}/I_{\text{OH}}$  and 30-pF load capacitance.
5. This part has a voltage regulator which steps down the voltage from 5V to 3.3V internally.  $T_{\text{power}}$  time has to be provided initially before a read/write operation is started.
6.  $t_{\text{HZOE}}$ ,  $t_{\text{HZCE}}$ , and  $t_{\text{HZWE}}$  are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
7. At any given temperature and voltage condition,  $t_{\text{HZCE}}$  is less than  $t_{\text{LZCE}}$ ,  $t_{\text{HZOE}}$  is less than  $t_{\text{LZOE}}$ , and  $t_{\text{HZWE}}$  is less than  $t_{\text{LZWE}}$  for any given device.
8. The internal write time of the memory is defined by the overlap of  $\overline{\text{CE}}$  LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
9. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .

**AC Switching Characteristics<sup>[4]</sup>** Over the Operating Range (continued)

Parameter	Description	-20		-25		Unit
		Min.	Max.	Min.	Max.	
<b>Read Cycle</b>						
t <sub>power</sub>	V <sub>CC</sub> (typical) to the First Access <sup>[6]</sup>	1		1		μs
t <sub>RC</sub>	Read Cycle Time	20		25		ns
t <sub>AA</sub>	Address to Data Valid		20		25	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		20		25	ns
t <sub>DOE</sub>	OE LOW to Data Valid		8		10	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		8		10	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[7]</sup>	3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		8		10	ns
t <sub>P<sub>U</sub></sub>	CE LOW to Power-Up	0		0		ns
t <sub>P<sub>D</sub></sub>	CE HIGH to Power-Down		20		25	ns
<b>Write Cycle<sup>[9]</sup></b>						
t <sub>WC</sub>	Write Cycle Time	20		25		ns
t <sub>SCE</sub>	CE LOW to Write End	13		15		ns
t <sub>AW</sub>	Address Set-Up to Write End	13		15		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	13		15		ns
t <sub>SD</sub>	Data Set-Up to Write End	9		10		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[7]</sup>	3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		8		10	ns


**Data Retention Characteristics** Over the Operating Range (For L version only)

Parameter	Description	Conditions <sup>[10]</sup>	Min.	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		2.0		V
I <sub>CCDR</sub>	Data Retention Current	V <sub>CC</sub> = V <sub>DR</sub> = 2.0V, CE ≥ V <sub>CC</sub> - 0.3V		330	μA
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time	V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≤ 0.3V	0		ns
t <sub>R</sub> <sup>[11]</sup>	Operation Recovery Time		t <sub>RC</sub>		ns

**Notes:**


10. No input may exceed V<sub>CC</sub> + 0.5V  
 11. t<sub>r</sub> ≤ 3 ns for the -12 and -15 speeds. t<sub>r</sub> ≤ 5 ns for the -20 ns and slower speeds.

### Data Retention Waveform




### Switching Waveforms

#### Read Cycle No. 1<sup>[12, 13]</sup>



#### Read Cycle No. 2 ( $\overline{OE}$ Controlled)<sup>[13, 14]</sup>




#### Notes:


- 12. Device is continuously selected.  $\overline{OE}, \overline{CE} = V_{IL}$ .
- 13.  $WE$  is HIGH for read cycle.
- 14. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

### Switching Waveforms (continued)

#### Write Cycle No. 1 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ HIGH During Write)<sup>[15, 16]</sup>



#### Write Cycle No. 2 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)<sup>[16]</sup>



### Truth Table

<b>CE</b>	<b>OE</b>	<b>WE</b>	<b>I/O<sub>0</sub> – I/O<sub>7</sub></b>	<b>Mode</b>	<b>Power</b>
H	X	X	High Z	Power-Down	Standby ( $I_{SB}$ )
L	L	H	Data Out	Read	Active ( $I_{CC}$ )
L	X	L	Data In	Write	Active ( $I_{CC}$ )
L	H	H	High Z	Selected, Outputs Disabled	Active ( $I_{CC}$ )

#### Notes:

15. Data I/O is high-impedance if  $\overline{\text{OE}} = V_{IH}$ .

16. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high-impedance state.



17. During this period the I/Os are in the output state and input signals should not be applied.

**Ordering Information**

<b>Speed (ns)</b>	<b>Ordering Code</b>	<b>Package Name</b>	<b>Package Type</b>	<b>Operating Range</b>
12	CY7C1049BV33-12VC	V36	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049BV33-12ZC	Z44	44-Pin TSOP II Z44	
	CY7C1049BV33L-12VC	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049BV33-12VI	V36	36-Lead (400-Mil) Molded SOJ	Industrial
15	CY7C1049BV33-15VC	V36	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049BV33L-15VC	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049BV33-15ZC	Z44	44-Pin TSOP II Z44	
	CY7C1049BV33L-15ZC	Z44	44-Pin TSOP II Z44	
	CY7C1049BV33-15VI	V36	36-Lead (400-Mil) Molded SOJ	Industrial
	CY7C1049BV33-15ZI	Z44	44-Pin TSOP II Z44	
17	CY7C1049BV33-17VC	V36	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049BV33L-17VC	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049BV33-17ZC	Z44	44-Pin TSOP II Z44	
	CY7C1049BV33L-17ZC	Z44	44-Pin TSOP II Z44	
	CY7C1049BV33-17VI	V36	36-Lead (400-Mil) Molded SOJ	Industrial
	CY7C1049BV33L-17VI	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049BV33-17ZI	Z44	44-Pin TSOP II Z44	
20	CY7C1049BV33-20VC	V36	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049BV33L-20VC	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049BV33-20ZC	Z44	44-Pin TSOP II Z44	
	CY7C1049BV33L-20ZC	Z44	44-Pin TSOP II Z44	
	CY7C1049BV33-20VI	V36	36-Lead (400-Mil) Molded SOJ	Industrial
	CY7C1049BV33-20ZI	Z44	44-Pin TSOP II Z44	
25	CY7C1049BV33-25VC	V36	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049BV33L-25VC	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049BV33-25ZC	Z44	44-Pin TSOP II Z44	
	CY7C1049BV33L-25ZC	Z44	44-Pin TSOP II Z44	
	CY7C1049BV33-25VI	V36	36-Lead (400-Mil) Molded SOJ	Industrial



## Package Diagrams

### 36-Lead (400-Mil) Molded SOJ V36





### 44-Pin TSOP II Z44

DIMENSION IN MM (INCH)  
MAX  
MIN.



TOP VIEW

BOTTOM VIEW



51-85087-\*A

All product and company names mentioned in this document may be the trademarks of their respective holders.



**CY7C1049BV33**

## Document History Page

**Document Title:** CY7C1049BV33 512K x 8 Static RAM  
**Document Number:** 38-05139

<b>REV.</b>	<b>ECN NO.</b>	<b>Issue Date</b>	<b>Orig. of Change</b>	<b>Description of Change</b>
**	113091	02/13/02	DSG	Change from Spec number: 38-00931 to 38-05139
*A	116475	09/16/02	CEA	Add applications foot note to data sheet, page 1