



Features

- High speed
 □ t_{AA} = 10 ns
- Low active power □ 990 mW (max)
- Operating voltages of 3.3 ± 0.3 V
- 2.0 V data retention
- Automatic power down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with $\overline{\text{CE}}_1$ and CE_2 features
- Available in Pb-free 54-pin thin small outline package (TSOP) II package

Functional Description


The CY7C1069AV33 is a high performance complementary metal oxide semiconductor (CMOS) static RAM organized as 2,097,152 words by 8 bits. Writing to the device is accomplished by enabling the chip (by taking CE₁ LOW and CE₂ HIGH) and Write Enable (WE) inputs LOW.

Reading from the device is accomplished by enabling the chip $(\overline{CE}_1 \text{ LOW})$ and $(\overline{CE}_1 \text{ LOW})$ and $(\overline{CE}_1 \text{ LOW})$ as well as forcing the Output Enable (\overline{OE}) LOW while forcing the WE HIGH. See "Truth Table" on page 8 for a complete description of Read and Write modes.

The input/output pins (I/O $_0$ through I/O $_1$) are placed in a high impedance state when the device is deselected (CE $_1$ HIGH or CE $_2$ LOW), the outputs are disabled (OE HIGH), or during a Write operation (CE $_1$ LOW, CE $_2$ HIGH, and WE LOW).

The CY7C1069AV33 is available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout.

Logic Block Diagram







Contents

Selection Guide	3
Pin Configuration	3
Maximum Ratings	
Operating Range	4
DC Electrical Characteristics	4
Capacitance	4
AC Switching Characteristics	5
Switching Waveforms	7
Truth Table	8
Ordering Information	9
Ordering Code Definition	

Package Diagram	9
Acronyms	
Document Conventions	
Units of Measure	10
Document History Page	11
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	12




Selection Guide

Description	-10	Unit
Maximum access time	10	ns
Maximum operating current	275	mA
Maximum CMOS standby current	50	mA

Pin Configuration

Figure 1. 54-pin TSOP II [1, 2]



Notes

- NC pins are not connected on the die.
 DNU pins have to be left floating or tied to V_{SS} to ensure proper application.



Maximum Ratings

DC input voltage ^[3]	–0.5 V to V _{CC} + 0.5 V
Current into outputs (LOW)	20 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0 °C to +70 °C	$3.3~V\pm0.3~V$
Industrial	–40 °C to +85 °C	

DC Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	-10		Unit
Parameter	Description	rest conditions	Min	Max	Onit
V _{OH}	Output HIGH voltage	V_{CC} = Min, I_{OH} = -4.0 mA	2.4	_	V
V _{OL}	Output LOW voltage	V _{CC} = Min, I _{OL} = 8.0 mA	_	0.4	V
V _{IH}	Input HIGH voltage		2.0	$V_{CC} + 0.3$	V
V _{IL}	Input LOW voltage[3]		-0.3	0.8	V
I _{IX}	Input leakage current	$GND \le V_{I} \le V_{CC}$	-1	+1	μА
I _{OZ}	Output leakage current	$GND \le V_{OUT} \le V_{CC}$, Output Disabled	–1	+1	μА
I _{CC}	V _{CC} Operating supply current	V_{CC} = Max, f = f_{MAX} = $1/t_{RC}$	_	275	mA
		$CE_2 \le V_{IL}$, $Max V_{CC}$, $\overline{CE}_1 \ge V_{IH}$ $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$	_	70	mA
I _{SB2}	Automatic CE power down current —CMOS inputs	$\begin{split} & \underline{CE}_2 \leq 0.3 \text{ V, Max V}_{CC}, \\ & \underline{CE}_1 \geq \text{V}_{CC} - 0.3 \text{ V,} \\ & \text{V}_{\text{IN}} \geq \text{V}_{CC} - 0.3 \text{ V,} \\ & \text{or V}_{\text{IN}} \leq 0.3 \text{ V, f = 0} \end{split}$	-	50	mA

Capacitance

Tested initially and after any design or process changes that may affect these parameters.^[4]

Parameter	Description	Test Conditions	TSOP II	Unit
C _{IN}	Input capacitance	T_A = 25 °C, f = 1 MHz, V_{CC} = 3.3 V	6	pF
C _{OUT}	I/O capacitance		8	pF

Notes

3. V_{IL} (min.) = -2.0 V for pulse durations of less than 20 ns.

Document Number: 38-05255 Rev. *J Page 4 of 12

^{4.} Tested initially and after any design or process changes that may affect these parameters.



OUTPUT 3.3 V *Capacitive Load consists of all components of the test environment R2 351Ω (a) *Including jig and scope (b) All input pulses Fall time: > 1 V/ns (c)

Figure 2. AC Test Loads and Waveforms^[5]

AC Switching Characteristics

Over the Operating Range [6]

Parameter	Description	_	10	Unit
Parameter	Description	Min	Max	Ullit
Read Cycle			•	
t _{power}	V _{CC} (typical) to the first access ^[7]	1	_	ms
t _{RC}	Read cycle time	10	_	ns
t _{AA}	Address to data valid	_	10	ns
t _{OHA}	Data hold from address change	3	-	ns
t _{ACE}	CE ₁ LOW/CE ₂ HIGH to data valid	_	10	ns
t _{DOE}	OE LOW to data valid	_	5	ns
t _{LZOE}	OE LOW to low Z ^[8]	1	-	ns
t _{HZOE}	OE HIGH to high Z ^[8]		5	ns
t _{LZCE}	CE₁ LOW/CE₂ HIGH to low Z ^[8]		_	ns
t _{HZCE}	-01		5	ns
t _{PU} CE ₁ LOW/CE ₂ HIGH to power up ^[9]		0	-	ns
t _{PD} $\overline{\text{CE}}_1$ HIGH/CE ₂ LOW to power down ^[9]		_	10	ns
Write Cycle ^[9, 10]		•	•	
t _{WC} Write cycle time		10	_	ns
CE ₁ LOW/CE ₂ HIGH to write end		7	_	ns
t _{AW}	Address setup to write end		_	ns
t _{HA}	Address hold from write end	0	-	ns
t _{SA}	Address setup to write start	0	_	ns

- Valid SRAM operation does not occur until the power supplies have reached the minimum operating V_{DD} (3.0V). As soon as 1ms (T_{power}) after reaching the minimum operating V_{DD}, normal SRAM operation can begin including reduction in V_{DD} to the data retention (V_{CCDR}, 2.0V) voltage.

 Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{DL}/I_{OH} and transmission line loads. Test conditions for the Read cycle use output loading shown in part a) of the AC test loads, unless specified otherwise.
- This part has a voltage regulator which steps down the voltage from 3V to 2V internally. t power time has to be provided initially before a Read/Write operation is started.
- t_{HZOE} , t_{HZNE} , t_{HZNE} and t_{LZOE} , t_{LZCE} , and t_{LZNE} are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
- These parameters are guaranteed by design and are not tested.
- 10. The internal Write time of the memory is defined by the overlap of $\overline{\text{CE}}_1$ LOW/CE₂ HIGH, and $\overline{\text{WE}}$ LOW. $\overline{\text{CE}}_1$ and $\overline{\text{WE}}$ must be LOW along with CE₂ HIGH to initiate a Write, and the transition of any of these signals can terminate the Write. The input data setup and hold timing should be referenced to the leading edge of the signal that terminates the Write.

Document Number: 38-05255 Rev. *J




AC Switching Characteristics

Over the Operating Range (continued)^[6]

Parameter	Description	-10		Unit	
Farameter	Description	Min	Max	Offic	
t _{PWE}	WE pulse width	7	_	ns	
t _{SD}	Data setup to write end	5.5	_	ns	
t _{HD}	Data hold from write end	0	_	ns	
t _{LZWE}	WE HIGH to low Z ^[8]	3	_	ns	
t _{HZWE}	WE LOW to high Z ^[8]	-	5	ns	

Figure 3. Data Retention Waveform





Switching Waveforms

Figure 4. Read Cycle No. 1^[11, 12]





Figure 5. Read Cycle No. 2 (OE Controlled)[12, 13]



Notes

^{11. &}lt;u>Dev</u>ice is continuously selected. $\overline{CE}_1 = V_{IL}$, $\overline{CE}_2 = V_{IH}$. 12. WE is HIGH for Read cycle.

^{13.} Address valid prior to or coincident with \overline{CE}_1 transition LOW and CE_2 transition HIGH.



Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 ($\overline{\text{CE}}_1$ Controlled)[14, 15, 16]





Figure 7. Write Cycle No. 2 (WE Controlled, OE LOW)[14, 15, 16]



Truth Table

CE ₁	CE ₂	OE	WE	I/O ₀ -I/O ₇	Mode	Power
Н	Х	X	Х	High Z	Power down	Standby (I _{SB})
Х	L	Х	Х	High Z	Power down	Standby (I _{SB})
L	Н	L	Н	Data Out	Read all bits	Active (I _{CC})
L	Н	X	L	Data In	Write all bits	Active (I _{CC})
L	Н	Н	Н	High Z	Selected, outputs disabled	Active (I _{CC})


^{14.} Data I/O is high-impedance if $\overline{\mathsf{OE}} = \mathsf{V}_\mathsf{IH}$.
15. If $\overline{\mathsf{CE}}_1$ goes HIGH/CE₂ LOW simultaneou<u>sly</u> with $\overline{\mathsf{WE}}$ going HIGH, the output remains in a high-impedance state.
16. $\overline{\mathsf{CE}}$ above is defined as a combination of $\overline{\mathsf{CE}}_1$ and CE_2 . It is active low.



Ordering Information


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1069AV33-10ZXC	51-85160	54-pin TSOP II (Pb-free)	Commercial

Ordering Code Definition



Package Diagram

Figure 8. 54-pin TSOP II, 51-85160



Document Number: 38-05255 Rev. *J Page 9 of 12



Acronyms

Acronym	Description
BE	Byte Enable
CMOS	complementary metal oxide semiconductor
I/O	Input/output
ŌĒ	Output Enable
SRAM	static random access memory
TSOP	thin small outline package
TTL	transistor-transistor logic
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure			
ns	nano seconds			
V	Volts			
μA	micro Amperes			
mA	milli Amperes			
mV	milli Volts			
mW	milli Watts			
ms	milli seconds			
pF	pico Farad			
°C	degree Celcius			
W	Watts			
%	percent			

Page 10 of 12



Document History Page

REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change
**	113724	03/27/02	NSL	New Data Sheet
*A	117060	07/31/02	DFP	Removed 15-ns bin
*B	117990	08/30/02	DFP	Added 8-ns bin Changing I_{CC} for 8, 10, 12 bins t_{power} changed from 1 μ s to 1 ms Load Cap Comment changed (for Tx line load) t_{SD} changed to 5.5 ns for the 10-ns bin Changed some 8-ns bin #'s (t_{HZ} , t_{DOE} , t_{DBE}) Removed hz < Iz comments
*C	120385	11/13/02	DFP	Final Data Sheet Added note 4 to "AC Test Loads and Waveforms" and note 7 to t _{pu} and t _{pd} Updated Input/Output Caps (for 48BGA only) to 8 pf/10 pf and for the 54-pin TSOP to 6/8 pf
*D	124441	2/25/03	MEG	Changed ISB1 from 100 mA to 70 mA Shaded the 48fBGA product offering information
*E	403984	See ECN	NXR	Changed the Logic Block Diagram On page # 1 Added notes under Pin Configuration Changed the Package diagram of 51-85162 from Rev *A to Rev *D Changed 48-Ball FBGA to 60-Ball FBGA in Pin Configuration Updated the Ordering Information
*F	492137	See ECN	NXR	Removed 8 ns speed bin from product offering Changed the description of I _{IX} from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Updated the Ordering Information
*G	2784946	10/12/2009	VKN/PYRS	Updated template Corrected typo in footnote 9 Updated Ordering Information table
*H	2897049	03/25/10	AJU	Removed inactive parts from the ordering information table. Updated package diagrams.
*	2950666	06/11/2010	VKN	Removed 12ns speed bin, Removed 60 Ball FBGA package Updated Ordering Information Added Acronyms and Ordering Code Definition.
*J	3096933	11/29/2010	PRAS	Added Units of Measure. Minor edits and updated in new template.

Document Number: 38-05255 Rev. *J Page 11 of 12



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Wireless/RF

Automotive
Clocks & Buffers
Interface
Lighting & Power Control

Memory
Optical & Image Sensing
PSoC
Touch Sensing
USB Controllers

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory

cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2002-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05255 Rev. *J Revised November 29, 2010

Page 12 of 12