

# 4 K × 8 Dual-Port Static RAM

#### **Features**

- True dual-ported memory cells, which allow simultaneous reads of the same memory location
- 4 K × 8 organization
- 0.65 micron CMOS for optimum speed and power
- High speed access: 15 ns
- Low operating power: I<sub>CC</sub> = 180 mA (max)
- Fully asynchronous operation
- Automatic power down
- Available in 52-pin plastic leaded chip carrier (PLCC)
- Pb-free packages available


#### **Functional Description**

The CY7C135 is a high speed CMOS 4K x 8 dual-port static RAMs. Two ports are provided permitting independent, asynchronous access for reads and writes to any location in memory. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: chip enable  $(\overline{CE})$ , read or write enable (R/W), and output enable  $(\overline{OE})$ . The CY7C135 is suited for those systems that do not require on-chip arbitration or are intolerant of wait states. Therefore, the user must be aware that simultaneous access to a location is possible. An automatic power down feature is controlled independently on each port by a chip enable  $(\overline{CE})$  pin.

The CY7C135 is available in 52-pin PLCC.

#### **Logic Block Diagram**





#### Contents

Selection Guide	3
Pin Configurations	3
Pin Definitions	
Architecture	
Functional Description	
Write Operation	
Read Operation	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
AC Test Loads and Waveforms	
Switching Characteristics	
Switching Waveforms	

Typical DC and AC Characteristics	10
Ordering Information	11
4 K × 8 Dual-Port SRAM	11
Ordering Code Definitions	11
Package Diagram	12
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	15
Products	15
PSoC Solutions	15




## **Selection Guide**

Parameter			7C135-25	Unit
Maximum access time		15	25	ns
Maximum operating current	Commercial	220	180	mA
Maximum standby current for I <sub>SB1</sub>	Commercial	60	40	mA

# **Pin Configurations**

Figure 1. 52-pin PLCC pinout (Top View)



## **Pin Definitions**

Left Port	Right Port	Description
A <sub>0L-11L</sub>	A <sub>0R-11R</sub>	Address lines
CEL	CER	Chip Enable
ŌĒL	ŌE <sub>R</sub>	Output Enable
$R/\overline{W}_L$	$R/\overline{W}_R$	Read/Write Enable



#### Architecture

The CY7C135 consists of an array of 4K words of 8 bits each of dual-port RAM cells, I/O and address lines, and control signals (CE, OE, R/W).

#### **Functional Description**

#### Write Operation

Data <u>must</u> be set up for a duration of  $t_{SD}$  before the rising edge of R/W to guarantee a valid write. Because there is no on-chip arbitration, the user must be sure that a specific location is not accessed simultaneously by both ports or erroneous <u>data</u> could result. A write operation is controlled by either the  $\overline{OE}$  pin (see Figure 6 on page 9) or the R/W pin <u>(see Figure 7 on page 9)</u>. Data can be written  $t_{HZOE}$  after the  $\overline{OE}$  is deasserted or  $t_{HZWE}$  after the falling edge of R/W. Required inputs for write operations are summarized in Table 1.

If a location is being written to by one port and the opposite port attempts to read the same location, a port-to-port flowthrough delay is met before the data is valid on the output. Data is valid on the port wishing to read the location  $t_{\mbox{\scriptsize DDD}}$  after the data is presented on the writing port.

#### **Read Operation**

<u>Wh</u>en reading the device, the user must assert both the  $\overline{\text{OE}}$  and  $\overline{\text{CE}}$  pins. Data is available  $t_{\text{ACE}}$  after  $\overline{\text{CE}}$  or  $t_{\text{DOE}}$  after  $\overline{\text{OE}}$  are asserted. Required inputs for read operations are summarized in Table 1.

Table 1. Non-Contending Read/Write

Inputs			Outputs	Operation		
CE	R/W	OE	I/O <sub>0</sub> –I/O <sub>7</sub>	Operation		
Н	Х	Х	High Z	Power-down		
Х	Х	Н	High Z	I/O Lines disabled		
L	Н	L	Data out	Read		
L	L	Х	Data in	Write		



### **Maximum Ratings**

Exceeding maximum ratings [1] may shorten the useful life of the device. User guidelines are not tested. Storage temperature ......-65 °C to+150 °C Ambient temperature with power applied ......–55 °C to+125 °C Supply voltage to ground potential DC voltage applied to outputs 

DC input voltage [2]	3.0 V to +7.0 V
Static discharge voltage (per MIL-STD-883, Method 3015)	> 2001 V
Latch up current	> 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0 °C to +70 °C	5 V ± 10%
Industrial	–40 °C to +85 °C	5 V ± 10%

#### **Electrical Characteristics**

Over the Operating Range

Downston	Description	Took Condition	Test Conditions			7C13	35-25	11:0:4
Parameter	Description	lest Condition	Test Conditions		Max	Min	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	$V_{CC}$ = Min, $I_{OH}$ = -4.0 mA		2.4	_	2.4	_	V
V <sub>OL</sub>	Output LOW voltage	$V_{CC}$ = Min, $I_{OL}$ = 4.0 mA		_	0.4	_	0.4	V
V <sub>IH</sub>	Input HIGH voltage			2.2	_	2.2	_	V
V <sub>IL</sub>	Input LOW voltage			-	0.8	-	0.8	V
I <sub>IX</sub>	Input load current	$GND \leq V_I \leq V_{CC}$		-10	+10	-10	+10	μΑ
I <sub>OZ</sub>	Output leakage current	Outputs disabled, $GND \leq V_{O} \leq V_{CC}$		-10	+10	-10	+10	μА
I <sub>CC</sub>	Operating current	V <sub>CC</sub> = Max,	Commercial	-	220	-	180	mA
		$I_{OUT} = 0 \text{ mA}$	Industrial	-	_	_	190	
I <sub>SB1</sub>	Standby current (Both ports TTL levels)	$\overline{CE}_L$ and $\overline{CE}_R \ge V_{IH}$ , $f = f_{MAX}^{[3]}$	Commercial	-	60	_	40	mA
		$f = f_{MAX}^{[S]}$	Industrial	-	_	_	50	
I <sub>SB2</sub>	Standby current	$\overline{CE}_L$ and $\overline{CE}_R \ge V_{IH}$ , $f = f_{MAX}^{[3]}$	Commercial	-	130	_	110	mA
	(One port TTL level)	$f = f_{MAX}^{[S]}$	Industrial	-	_	_	120	
I <sub>SB3</sub>	Standby current	Both ports	Commercial	-	15	_	15	mA
	(Both ports CMOS levels)	$\overline{CE}$ and $\overline{CE}_R \ge V_{CC} - 0.2 \text{ V}$ , $V_{IN} \ge V_{CC} - 0.2 \text{ V}$ or $V_{IN} \le 0.2 \text{ V}$ , $f = 0$ [3]	Industrial	_	_	_	30	
I <sub>SB4</sub>	Standby current	One port	Commercial	_	125		100	mA
	(One port CMOS level)	$ \begin{aligned} & CE_L \text{ or } CE_R \ge V_{CC} - 0.2 \text{ V,} \\ & V_{IN} \ge V_{CC} - 0.2 \text{ V or} \\ & V_{IN} \le 0.2 \text{ V,} \\ & \text{Active port outputs,} \\ & f = f_{MAX}^{[3]} \end{aligned} $	Industrial	-	_	_	115	

- 1. The voltage on any input or I/O pin cannot exceed the power pin during power up.
- 2. Pulse width < 20 ns.
- $f_{MAX} = 1/t_{RC}$  = All inputs cycling at f =  $1/t_{RC}$  (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby  $I_{SB3}$ .




## Capacitance

Parameter [4]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 5.0 \text{V}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

#### **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



#### Note

<sup>4.</sup> Tested initially and after any design or process changes that may affect these parameters.



## **Switching Characteristics**

Over the Operating Range

Parameter [5]	Description	7C1:	35-15	7C1:	35-25	11!4
Parameter 191	Description	Min		Min	Max	Unit
Read Cycle		1	•		•	
t <sub>RC</sub>	Read cycle time	15	-	25	_	ns
t <sub>AA</sub>	Address to data valid	_	15	_	25	ns
t <sub>OHA</sub>	Output hold from address change	3	_	3	_	ns
t <sub>ACE</sub>	CE LOW to data valid	_	15	_	25	ns
t <sub>DOE</sub>	OE LOW to data valid	_	10	_	15	ns
t <sub>LZOE</sub> [6, 7, 8]	OE Low to Low Z	3	-	3	_	ns
t <sub>HZOE</sub> [6, 7, 8]	OE HIGH to High Z	_	10	_	15	ns
t <sub>LZCE</sub> [6, 7, 8]	CE LOW to Low Z	3	-	3	_	ns
t <sub>HZCE</sub> [6, 7, 8]	CE HIGH to High Z	_	10	_	15	ns
t <sub>PU</sub> <sup>[8]</sup>	CE LOW to Power-up	0	-	0	_	ns
t <sub>PD</sub> <sup>[8]</sup>	CE HIGH to Power-down	_	15	_	25	ns
Write Cycle			•	•	•	
t <sub>WC</sub>	Write cycle time	15	_	25	_	ns
t <sub>SCE</sub>	CE LOW to Write End	12	-	20	_	ns
t <sub>AW</sub>	Address setup to Write End	12	_	20	_	ns
t <sub>HA</sub>	Address hold from Write End	2	_	2	_	ns
t <sub>SA</sub>	Address setup to Write Start	0	_	0	_	ns
t <sub>PWE</sub>	Write pulse width	12	_	20	_	ns
t <sub>SD</sub>	Data setup to Write End	10	-	15	_	ns
t <sub>HD</sub>	Data hold from Write End	0	-	0	_	ns
t <sub>HZWE</sub> [7, 8]	R/W LOW to High Z	_	10	_	15	ns
t <sub>LZWE</sub> [7, 8]	R/W HIGH to Low Z	3	-	3	_	ns
t <sub>WDD</sub> <sup>[9]</sup>	Write pulse to data delay	_	30	_	50	ns
t <sub>DDD</sub> <sup>[9]</sup>	Write data valid to read data valid	_	25	_	30	ns

#### Notes

<sup>5.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30 pF load capacitance.

<sup>6.</sup> At any given temperature and voltage condition for any given device,  $t_{HZCE}$  is less than  $t_{LZCE}$  and  $t_{HZOE}$  is less than  $t_{LZCE}$ .

<sup>7.</sup> Test conditions used are Load 3.

<sup>8.</sup> This parameter is guaranteed but not tested.

<sup>9.</sup> For information on port-to-port delay through RAM cells from writing port to reading port, refer to Figure 5 on page 8.



## **Switching Waveforms**

Figure 3. Read Cycle No. 1 [10, 11]

#### Either Port Address Access




Figure 4. Read Cycle No. 2 [10, 12]





Figure 5. Read Timing with Port-to-Port [13]





## Switching Waveforms (continued)

Figure 6. Write Cycle No. 1: OE Three-States Data I/Os (Either Port) [14, 15, 16]





Figure 7. Write Cycle No. 2: R/W Three-States Data I/Os (Either Port) [15, 17]



#### Notes

<sup>14.</sup> The internal write time of the memory is defined by the overlap of  $\overline{\text{CE}}$  and  $R/\overline{\text{W}}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.


15.  $R/\overline{\text{W}}$  must be HIGH during all address transactions.


16. If  $\overline{\text{OE}}$  is LOW during a R/W controlled write cycle, the write pulse width must be the larger of  $t_{\text{PWE}}$  or  $(t_{\text{HZWE}} + t_{\text{SD}})$  to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{\text{SD}}$ . If  $\overline{\text{OE}}$  is HIGH during a R/W controlled write cycle (as in this example), this requirement does not apply and the write pulse can be as short as the specified  $t_{\text{TME}}$ . can be as short as the specified t<sub>PWE</sub>.


17. Data I/O pins enter high impedance when  $\overline{\text{OE}}$  is held LOW during write.





## **Typical DC and AC Characteristics**


























## **Ordering Information**

#### 4 K × 8 Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C135-15JXC	J69	52-pin PLCC (Pb-free)	Commercial
25	CY7C135-25JXI	J69	52-pin PLCC (Pb-free)	Industrial


#### **Ordering Code Definitions**





## **Package Diagram**

Figure 8. 52-pin PLCC (0.756 × 0.756 Inches) J52 Package Outline, 51-85004





## Acronyms

Acronym	Description
CMOS	complementary metal oxide semiconductor
TQFP	thin quad plastic flatpack
I/O	input/output
SRAM	static random access memory
PLCC	plastic leaded chip carrier

# **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
mA	milliampere			
mV	millivolt			
ns	nanosecond			
Ω	ohm			
pF	picofarad			
V	volt			
W	watt			



# **Document History Page**

Document Title: CY7C135, 4 K × 8 Dual-Port Static RAM Document Number: 38-06038					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	110181	SZV	10/21/01	Change from Spec number: 38-00541 to 38-06038	
*A	122288	RBI	12/27/02	Power up requirements added to Maximum Ratings Information	
*B	236763	YDT	SEE ECN	Removed cross information from features section	
*C	393413	YIM	See ECN	Added Pb-free Logo Added Pb-free parts to ordering information: CY7C135-15JXC, CY7C135-25JXC	
*D	2623540	VKN / PYRS	12/17/08	Added CY7C135A parts Removed CY7C1342 from the ordering information table	
*E	2897217	RAME	03/22/2010	Updated Ordering Information Updated Package Diagram	
*F	3081925	ADMU	11/10/2010	Added Ordering Code Definitions. Added Acronyms and Units of Measure. Updated all the footnotes Updated the datasheet as per new template	
*G	3805117	SMCH	11/07/2012	Updated Document Title to read as "CY7C135, 4 K × 8 Dual-Port Static RAI Updated Features (Changed value of I <sub>CC</sub> from 160 mA to 180 mA, remove CY7C1342 related information).  Updated Functional Description (Removed CY7C135A, CY7C1342 related information, removed the Note "CY7C135 and CY7C135A are functionally identical" and its reference).  Updated Logic Block Diagram (Removed Semaphore Arbitration (related to CY7C1342)).  Updated Selection Guide (Removed CY7C135A, CY7C1342 related information, removed 20 ns, 35 ns, 55 ns speed bins related information).  Updated Pin Configurations (Removed CY7C135A, CY7C1342 related information).  Updated Pin Definitions (Removed SEM (related to CY7C1342)).  Updated Pin Definitions (Removed CY7C135A, CY7C1342 related information)  Updated Functional Description (Updated Read Operation (Removed CY7C1342 related information), removed Semaphore Operation, updated Table 1 (Removed CY7C1342 related information), removed the table "Semaphore Operation Example").  Updated Electrical Characteristics (Removed CY7C135A, CY7C1342 related information, removed 20 ns speed bins related information).  Removed Electrical Characteristics (Removed CY7C135A, CY7C1342 related information, removed 20 ns, 35 ns, 55 ns speed bins related information, removed the Note "Semaphore timing applies only to CY7C1342." and its reference).  Updated Switching Waveforms (Removed CY7C135A, CY7C1342 related information).	



### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

#### **Products**

Automotive
Clocks & Buffers
Interface

Lighting & Power Control

Memory

PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive

cypress.com/go/clocks

cypress.com/go/interface

cypress.com/go/powerpsoc

cypress.com/go/plc

cypress.com/go/memory

cypress.com/go/psoc

cypress.com/go/touch

cypress.com/go/USB

cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2001-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.