

9-Mbit (256 K × 32) Pipelined Sync SRAM

Features

- Registered inputs and outputs for pipelined operation
- 256 K × 32 common I/O architecture
- 3.3 V core power supply (V_{DD})
- 2.5 V/3.3 V I/O power supply (V_{DDQ})
- Fast clock-to-output times

 □ 3.5 ns (for 166-MHz device)
- Provide high-performance 3-1-1-1 access rate
- User-selectable burst counter supporting Intel[®] Pentium[®] interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- Available in 165-ball FBGA package
- "ZZ" Sleep Mode Option
- IEEE 1149.1 JTAG-compatible boundary scan

Functional Description

The CY7C1364C SRAM integrates 256 K × 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable ($\overline{\text{CE}}_1$), depth-expansion Chip Enables ($\overline{\text{CE}}_2$ and $\overline{\text{CE}}_3$), Burst Control inputs ($\overline{\text{ADSC}}$, ADSP, and ADV), Write Enables ($\overline{\text{BW}}_{[A:D]}$, and BWE), and Global Write ($\overline{\text{GW}}$). Asynchronous inputs include the Output Enable ($\overline{\text{OE}}$) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed Write cycle. This part supports Byte Write operations (see Pin Descriptions and Truth Table for further details). Write cycles can be one to four bytes wide as controlled by the Byte Write control inputs. GW when active LOW causes all bytes to be written.


The CY7C1364C operates from a +3.3 V core power supply while all outputs may operate with either a +2.5 or +3.3 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

Selection Guide

Description	166 MHz	Unit
Maximum Access Time	3.5	ns
Maximum Operating Current	180	mA
Maximum CMOS Standby Current	40	mA



Logic Block Diagram - CY7C1364C





Contents

Pin Configurations	4
Pin Definitions	5
Functional Overview	6
Single Read Accesses	6
Single Write Accesses Initiated by ADSP	6
Single Write Accesses Initiated by ADSC	6
Burst Sequences	
Sleep Mode	7
Interleaved Burst Address Table	7
Linear Burst Address Table	7
ZZ Mode Electrical Characteristics	7
Truth Table	
Truth Table for Read/Write	9
IEEE 1149.1 Serial Boundary Scan (JTAG)	10
Disabling the JTAG Feature	
Test Access Port (TAP)	
PERFORMING A TAP RESET	
TAP REGISTERS	
TAP Instruction Set	10
TAP Controller State Diagram	
TAP Controller Block Diagram	
TAP Timing	13
TAP AC Switching Characteristics	
3.3 V TAP AC Test Conditions	
3.3 V TAP AC Output Load Equivalent	
2.5 V TAP AC Test Conditions	
2.5 V TAP AC Output Load Equivalent	14

TAP DC Electrical Characteristics and	
Operating Conditions	15
Identification Register Definitions	15
Scan Register Sizes	
Instruction Codes	
Boundary Scan Order	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Switching Characteristics	
Switching Waveforms	
Ordering Information	
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	29



Pin Configurations

Figure 1. 165-ball FBGA (15 × 17 × 1.40 mm) pinout

CY7C1364C (256 K × 32)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	CE ₁	\overline{BW}_C	\overline{BW}_B	CE ₃	BWE	ADSC	ADV	Α	NC
В	NC/144M	Α	CE2	\overline{BW}_D	\overline{BW}_A	CLK	GW	ŌĒ	ADSP	Α	NC/576M
С	NC	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC/1G	NC
D	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
E	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V _{SS} V _{DD}		V_{DDQ}	DQ_B	DQ_B
F	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
G	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
Н	NC	V_{SS}	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
K	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
L	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
M	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
N	NC	NC	V_{DDQ}	V_{SS}	NC	NC/18M	NC	V_{SS}	V_{DDQ}	NC	NC
Р	NC	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	NC/36M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



Pin Definitions

Name	I/O	Description
A ₀ , A ₁ , A	Input- Synchronous	Address Inputs used to select one of the <u>256K</u> address <u>locations</u> . Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and CE_1 , CE_2 , and CE_3 are sampled active. $A_{[1:0]}$ feed the 2-bit counter.
BW _A , BW _B , BW _C , BW _D	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	Global Write Enable Input, active LOW. When asserted LOW on the rising edge of CLK, a global Write is conducted (ALL bytes are written, regardless of the values on BW _[A:D] and BWE).
BWE	Input- Synchronous	Byte Write Enable Input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a Byte Write.
CLK	Input- Clock	Clock Input. <u>Used</u> to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE ₁	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK . Used in conjunction with CE_2 and CE_3 to select/deselect the device. ADSP is ignored if CE_1 is HIGH. CE_1 is sampled only when a new external address is loaded.
CE ₂	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}_1}$ and $\overline{\text{CE}_3}$ to select/deselect the device. CE_2 is sampled only when a new external address is loaded.
CE ₃	Input- Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and CE_2 to select/deselect the device. CE_3 is assumed active throughout this document for BGA. $\overline{\text{CE}}_3$ is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the first clock of a Read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When as serted LOW, A is captured in the address registers. $A_{[1:0]}$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $\overline{\text{CE}}_1$ is deasserted HIGH.
ADSC	Input- Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, A is captured in the address registers. A _[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronous	ZZ "sleep" Input, active HIGH . This input, when High places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQs	I/O- Synchronous	Bidirectional Data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by "A" during the previous clock rise of the Read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQ are placed in a tri-state condition.
V_{DD}	Power Supply	Power supply inputs to the core of the device.
V_{SS}	Ground	Ground for the core of the device.
V_{DDQ}	I/O Power Supply	Power supply for the I/O circuitry.
V_{SSQ}	I/O Ground	Ground for the I/O circuitry.
MODE	Input- Static	Selects Burst Order . When tied to GND selects linear burst sequence. When tied to V _{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode pin has an internal pull-up.
TDO	JTAG serial output synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not being used, this pin should be disconnected.



Pin Definitions (continued)

Name	I/O	Description
TDI		Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be disconnected or connected to V_{DD} .
TMS		Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be disconnected or connected to V_{DD} .
TCK	JTAG- clock	Clock input to the JTAG circuitry. If the JTAG feature is not being used, this pin must be connected to $V_{\rm SS}$.
NC	_	No Connects. Not internally connected to the die.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock.

The CY7C1364C supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte Write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW $_{[A:D]}$) inputs. A Global Write Enable (GW) overrides all Byte Write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed Write circuitry.

Three synchronous Chip Selects $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous Output Enable (\overline{OE}) provide for easy bank selection and output tri-state control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$ are all asserted active, and (3) the Write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE₁ is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the address register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the output registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within t_{CO} if $\overline{\text{OE}}$ is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single Read cycles are supported. Once the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output will tri-state immediately.

Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) $\overline{\text{CE}}_1$, CE_2 , $\overline{\text{CE}}_3$ are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the RAM array. The Write signals (GW, BWE, and BW $_{\text{[A:D]}}$) and ADV inputs are ignored during this first cycle.

ADSP-trigge<u>red</u> Write accesses require two clock cycles to complete. If \overline{GW} is asserted LOW on the second clock rise, the data presented to the DQ inputs is written <u>into</u> the corresponding address location in the memory <u>array</u>. If \overline{GW} is HIGH, then the Write operation is controlled by \overline{BWE} and $\overline{BW}_{[A:D]}$ signals. The CY7C1364C provides Byte Write capability that is described in the Write Cycle Descriptions table. Asserting the Byte Write Enable input (BWE) with the selected Byte Write (BW $_{[A:D]}$) input, will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because the CY7C1364C is a common I/O device, the Output Enable (OE) must be deasserted HIGH before presenting data to the DQ inputs. Doing so will tri-state the output drivers. As a safety precaution, DQ are automatically tri-stated whenever a Write cycle is detected, regardless of the state of OE.

Single Write Accesses Initiated by ADSC

ADSC Write accesses are initiated when the <u>following</u> conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deasserted HIGH, (3) CE₁, CE₂, CE₃ are all asserted active, and (4) the <u>appropriate</u> combination of the Write inputs (GW, BWE, and BW_[A:D]) are asserted active to conduct a Write to the desired byte(s). ADSC-triggered Write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The ADV input is ignored during this cycle. If a global Write is conducted, the data presented to the DQ is written into the corresponding address location in the memory core. If a Byte Write is conducted, only the selected bytes are written. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because the CY7C1364C is a common I/O device, the Output Enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQ inputs. Doing so will tri-state the output drivers. As a



safety precaution, DQs are automatically tri-state<u>d</u> whenever a Write cycle is detected, regardless of the state of OE.

Burst Sequences

The CY7C1364C provides a two-bit wraparound counter, fed by $A_{[1:0]}$, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting $\overline{\text{ADV}}$ LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both Read and Write burst operations are supported.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CE1, CE2, CE3, ADSP, and ADSC must remain inactive for the duration of tzzrec after the ZZ input returns LOW.

Interleaved Burst Address Table

(MODE = Floating or V_{DD})

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0		
00	01	10	11		
01	00	11	10		
10	11	00	01		
11	10	01	00		

Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0		
00	01	10	11		
01	10	11	00		
10	11	00	01		
11	00	01	10		

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	50	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ ≤ 0.2 V	2t _{CYC}	_	ns
t _{ZZI}	ZZ Active to Sleep current	This parameter is sampled	_	2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit Sleep current	This parameter is sampled	0	-	ns



Truth Table

The truth table for CY7C1364C follows. [1, 2, 3, 4, 5]

Next Cycle	Address Used	ZZ	CE ₃	CE ₂	CE ₁	ADSP	ADSC	ADV	OE	DQ	Write
Unselected	None	L	Х	Х	Н	Х	L	Х	Х	Tri-State	Х
Unselected	None	L	Н	Χ	L	L	Х	Χ	Х	Tri-State	Х
Unselected	None	L	Х	L	L	L	Х	Χ	Х	Tri-State	Х
Unselected	None	L	Н	Х	L	Н	L	Χ	Х	Tri-State	Х
Unselected	None	L	Х	L	L	Н	L	Χ	Х	Tri-State	Х
Begin Read	External	L	L	Н	L	L	Х	Χ	Х	Tri-State	Х
Begin Read	External	L	L	Н	L	Н	L	Χ	Х	Tri-State	Read
Continue Read	Next	L	Х	Χ	Χ	Н	Н	L	Н	Tri-State	Read
Continue Read	Next	L	Х	Х	Χ	Н	Н	L	L	DQ	Read
Continue Read	Next	L	Х	Х	Н	Х	Н	L	Н	Tri-State	Read
Continue Read	Next	L	Х	Х	Н	Х	Н	L	L	DQ	Read
Suspend Read	Current	L	Х	Х	Х	Н	Н	Н	Н	Tri-State	Read
Suspend Read	Current	L	Х	Х	Χ	Н	Н	Н	L	DQ	Read
Suspend Read	Current	L	Х	Х	Н	Х	Н	Н	Н	Tri-State	Read
Suspend Read	Current	L	Х	Х	Н	Х	Н	Н	L	DQ	Read
Begin Write	Current	L	Х	Х	Х	Н	Н	Н	Х	Tri-State	Write
Begin Write	Current	L	Х	Х	Н	Х	Н	Н	Х	Tri-State	Write
Begin Write	External	L	L	Н	L	Н	Н	Х	Х	Tri-State	Write
Continue Write	Next	L	Х	Х	Х	Н	Н	Н	Х	Tri-State	Write
Continue Write	Next	L	Х	Х	Н	Х	Н	Н	Х	Tri-State	Write
Suspend Write	Current	L	Х	Х	Х	Н	Н	Н	Х	Tri-State	Write
Suspend Write	Current	L	Х	Х	Н	Х	Н	Н	Х	Tri-State	Write
ZZ "Sleep"	None	Н	Х	Х	Х	Х	Х	Х	Х	Tri-State	Х

Notes

Notes
 X = "Don't Care." H = Logic HIGH, L = Logic LOW.
 WRITE = L when any one or more Byte Write Enable signals (BWA, BWB, BWC, BWD) and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals (BWA,BWB,BWC,BWD), BWE, GW = H.
 The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 The SRAM always initiates a Read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW_[A-D]. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the Write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the Write cycle.
 OE is asynchronous and is not sampled with the clock rise. It is masked internally during Write cycles. During a Read cycle all data bits are tri-state when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



Truth Table for Read/Write

The Truth Table for Read/Write for CY7C1364C follows. [6, 7]

Function	GW	BWE	BW _D	BW _C	BW _B	BW _A
Read	Н	Н	X	Х	X	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A – DQ _A	Н	L	Н	Н	Н	L
Write Byte B – DQ _B	Н	L	Н	Н	L	Н
Write Bytes B, A	Н	L	Н	Н	L	L
Write Byte C – DQ _C	Н	L	Н	L	Н	Н
Write Bytes C, A	Н	L	Н	L	Н	L
Write Bytes C, B	Н	L	Н	L	L	Н
Write Bytes C, B, A	Н	L	Н	L	L	L
Write Byte D – DQ _D	Н	L	L	Н	Н	Н
Write Bytes D, A	Н	L	L	Н	Н	L
Write Bytes D, B	Н	L	L	Н	L	Н
Write Bytes D, B, A	Н	L	L	Н	L	L
Write Bytes D, C	Н	L	L	L	Н	Н
Write Bytes D, C, A	Н	L	L	L	Н	L
Write Bytes D, C, B	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

Notes

Document Number: 001-74592 Rev. *C

^{6.} X = "Don't Care." H = Logic HIGH, L = Logic LOW.
7. WRITE = L when any one or more Byte Write Enable signals (BW_A, BW_B, BW_C, BW_D) and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals (BW_A,BW_B,BW_C,BW_D), BWE, GW = H.



IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1364C incorporates a serial boundary scan test access port (TAP) in the BGA package only. The TQFP package does not offer this functionality. This part operates in accordance with IEEE Standard 1149.1-1900, but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1364C contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to $\rm V_{DD}$ through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device comes up in a reset state which does not interfere with the operation of the device.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see TAP Controller State Diagram on page 12. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see Instruction Codes on page 16). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and enable data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 13. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This enables data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order on page 17 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 15.

TAP Instruction Set

Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Instruction Codes on page 16. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail in this section.



The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a high Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a high Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD enables an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required – that is, while data captured is shifted out, the preloaded data can be shifted in.

BYPASS


When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




TAP Controller State Diagram




The 0/1 next to each state represents the value of TMS at the rising edge of TCK.



TAP Controller Block Diagram



TAP Timing





TAP AC Switching Characteristics


Over the Operating Range

Parameter [8, 9]	Description	Min	Max	Unit
Clock	1	-		
t _{TCYC}	TCK clock cycle time	50	_	ns
t _{TF}	TCK clock frequency	_	20	MHz
t _{TH}	TCK clock HIGH time	20	-	ns
t _{TL}	TCK clock LOW time	20	_	ns
Output Times		'	l .	_
t _{TDOV}	TCK clock LOW to TDO valid	-	10	ns
t _{TDOX}	TCK clock LOW to TDO invalid	0	_	ns
Setup Times	1			
t _{TMSS}	TMS setup to TCK clock rise	5	_	ns
t _{TDIS}	TDI setup to TCK clock rise	5	_	ns
t _{CS}	Capture setup to TCK rise	5	-	ns
Hold Times		'	l .	_
t _{TMSH}	TMS hold after TCK clock rise	5	_	ns
t _{TDIH}	TDI hold after clock rise	5	-	ns
t _{CH}	Capture hold after clock rise	5	_	ns

3.3 V TAP AC Test Conditions

Input pulse levels	V _{SS} to 3.3 V
Input rise and fall times	1 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Test load termination supply voltage	1.5 V


3.3 V TAP AC Output Load Equivalent



2.5 V TAP AC Test Conditions

Input pulse levels	V _{SS} to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

2.5 V TAP AC Output Load Equivalent



Notes

- 8. t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register.
 9. Test conditions are specified using the load in TAP AC test Conditions. t_R/t_F = 1 ns.



TAP DC Electrical Characteristics and Operating Conditions

(0 °C < T_A < +70 °C; V_{DD} = 3.3 V ± 0.165 V unless otherwise noted)

Parameter [10]	Description	Co	onditions	Min	Max	Unit
V _{OH1}	Output HIGH voltage	$I_{OH} = -4.0 \text{ mA}$	V _{DDQ} = 3.3 V	2.4	-	V
		$I_{OH} = -1.0 \text{ mA}$	V _{DDQ} = 2.5 V	2.0	-	V
V _{OH2}	Output HIGH voltage	I _{OH} = -100 μA	V _{DDQ} = 3.3 V	2.9	_	V
			V _{DDQ} = 2.5 V	2.1	-	V
V _{OL1}	Output LOW voltage	I _{OL} = 8.0 mA	V _{DDQ} = 3.3 V	_	0.4	V
		$I_{OL} = 8.0 \text{ mA}$	V _{DDQ} = 2.5 V	_	0.4	V
V_{OL2}	Output LOW voltage	I _{OL} = 100 μA	V _{DDQ} = 3.3 V	_	0.2	V
			V _{DDQ} = 2.5 V	_	0.2	V
V _{IH}	Input HIGH voltage		V _{DDQ} = 3.3 V	2.0	V _{DD} + 0.3	V
			V _{DDQ} = 2.5 V	1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW voltage		V _{DDQ} = 3.3 V	-0.5	0.7	V
			V _{DDQ} = 2.5 V	-0.3	0.7	V
I _X	Input load current	$GND \leq V_{IN} \leq V_{DDQ}$.	-5	5	μA

Identification Register Definitions

Instruction Field	CY7C1364C (256 K × 32)	Description
Revision number (31:29)	000	Describes the version number
Device depth (28:24) [11]	01011	Reserved for internal use
Device width (23:18) 165-ball FBGA	000000	Defines memory type and architecture
Cypress device ID (17:12)	011110	Defines width and density
Cypress JEDEC ID code (11:1)	00000110100	Allows unique identification of SRAM vendor
ID register presence indicator (0)	1	Indicates the presence of an ID register

Scan Register Sizes

Register Name	Bit Size (× 32)
Instruction	3
Bypass	1
ID	32
Boundary scan order (165-ball FBGA package)	71

Document Number: 001-74592 Rev. *C

Notes 10. All voltages referenced to V_{SS} (GND) 11. Bit #24 is "1" in the Register Definitions for both 2.5 V and 3.3 V versions of this device.



Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to high Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



Boundary Scan Order

165-ball FBGA

CY7C1364C (256 K × 32)

Bit#	Ball ID	Signal Name
1	B6	CLK
2	B7	GW
3	A7	BWE
4	B8	ŌĒ
5	A8	ADSC
6	B9	ADSP
7	A9	ADV
8	B10	А
9	A10	А
10	C11	NC
11	E10	DQ _B
12	F10	DQ _B
13	G10	DQ _B
14	D10	DQ _B
15	D11	DQ _B
16	E11	DQ _B
17	F11	DQ _B
18	G11	DQ _B
19	H11	ZZ
20	J10	DQ _A
21	K10	DQ _A
22	L10	DQ _A
23	M10	DQ _A
24	J11	DQ _A
25	K11	DQ _A
26	L11	DQ _A
27	M11	DQ _A
28	N11	NC
29	R11	Α
30	R10	Α
31	P10	А
32	R9	А
33	P9	Α
34	R8	Α
35	P8	Α
36	P11	А

37 R6 A0 38 P6 A1 39 R4 A 40 P4 A 41 R3 A 42 P3 A 43 R1 MODE 44 N1 NC 45 L2 DQD 46 K2 DQD 46 K2 DQD 47 J2 DQD 48 M2 DQD 49 M1 DQD 50 L1 DQD 51 K1 DQD 51 K1 DQD 53 Internal Internal 54 G2 DQC 55 F2 DQC 56 E2 DQC 57 D2 DQC 59 F1 DQC 60 E1 DQC 61 D1 DQC 62 C1	Bit#	Ball ID	Signal Name
38 P6 A1 39 R4 A 40 P4 A 41 R3 A 42 P3 A 43 R1 MODE 44 N1 NC 45 L2 DQD 46 K2 DQD 46 K2 DQD 47 J2 DQD 48 M2 DQD 49 M1 DQD 50 L1 DQD 51 K1 DQD 51 K1 DQD 51 K1 DQD 52 J1 DQD 53 Internal Internal 54 G2 DQC 55 F2			
39 R4 A 40 P4 A 41 R3 A 42 P3 A 43 R1 MODE 44 N1 NC 45 L2 DQD 46 K2 DQD 47 J2 DQD 48 M2 DQD 49 M1 DQD 50 L1 DQD 51 K1 DQD 51 K1 DQD 53 Internal Internal 54 G2 DQC 55 F2 DQC 56 E2 DQC 57 D2 DQC 58 G1 DQC 59 F1 DQC 60 E1 DQC 61 D1 DQC 62 C1 NC 63 B2 A 64 A2<			
40 P4 A 41 R3 A 42 P3 A 43 R1 MODE 44 N1 NC 45 L2 DQD 46 K2 DQD 47 J2 DQD 48 M2 DQD 49 M1 DQD 50 L1 DQD 51 K1 DQD 51 K1 DQD 52 J1 DQD 53 Internal Internal 54 G2 DQC 55 F2 DQC 56 E2 DQC 57 D2 DQC 59 F1 DQC 60 E1 DQC 61 D1 DQC 62 C1 NC 63 B2 A 64 A2 A 65 A3<			
41 R3 A 42 P3 A 43 R1 MODE 44 N1 NC 45 L2 DQD 46 K2 DQD 47 J2 DQD 48 M2 DQD 49 M1 DQD 50 L1 DQD 51 K1 DQD 52 J1 DQD 53 Internal Internal 54 G2 DQC 55 F2 DQC 56 E2 DQC 57 D2 DQC 59 F1 DQC 60 E1 DQC 61 D1 DQC 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE1 66 B3 CE2 67 B4 BWD 68 A4 BWC 69 <			
42 P3 A 43 R1 MODE 44 N1 NC 45 L2 DQD 46 K2 DQD 47 J2 DQD 48 M2 DQD 49 M1 DQD 50 L1 DQD 51 K1 DQD 51 K1 DQD 52 J1 DQD 53 Internal Internal 54 G2 DQC 55 F2 DQC 56 E2 DQC 57 D2 DQC 58 G1 DQC 59 F1 DQC 60 E1 DQC 61 D1 DQC 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE1 66 B3 CE2 67 B4 BWD 68			
43 R1 MODE 44 N1 NC 45 L2 DQD 46 K2 DQD 47 J2 DQD 48 M2 DQD 49 M1 DQD 50 L1 DQD 51 K1 DQD 51 K1 DQD 53 Internal Internal 54 G2 DQC 55 F2 DQC 56 E2 DQC 57 D2 DQC 59 F1 DQC 60 E1 DQC 61 D1 DQC 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE1 66 B3 CE2 67 B4 BWD 68 A4 BWB 69 <			
44 N1 NC 45 L2 DQD 46 K2 DQD 47 J2 DQD 48 M2 DQD 49 M1 DQD 50 L1 DQD 51 K1 DQD 52 J1 DQD 53 Internal Internal 54 G2 DQC 55 F2 DQC 56 E2 DQC 57 D2 DQC 59 F1 DQC 60 E1 DQC 61 D1 DQC 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE1 66 B3 CE2 67 B4 BWD 68 A4 BWB 70 B5 BWB			
45 L2 DQD 46 K2 DQD 47 J2 DQD 48 M2 DQD 49 M1 DQD 50 L1 DQD 51 K1 DQD 52 J1 DQD 53 Internal Internal 54 G2 DQC 55 F2 DQC 56 E2 DQC 57 D2 DQC 59 F1 DQC 60 E1 DQC 61 D1 DQC 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE1 66 B3 CE2 67 B4 BWD 68 A4 BWB 70 B5 BWB			
46 K2 DQD 47 J2 DQD 48 M2 DQD 49 M1 DQD 50 L1 DQD 51 K1 DQD 52 J1 DQD 53 Internal Internal 54 G2 DQC 55 F2 DQC 56 E2 DQC 57 D2 DQC 58 G1 DQC 59 F1 DQC 60 E1 DQC 61 D1 DQC 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE1 66 B3 CE2 67 B4 BWD 68 A4 BWB 70 B5 BWB			
47 J2 DQD 48 M2 DQD 49 M1 DQD 50 L1 DQD 51 K1 DQD 52 J1 DQD 53 Internal Internal 54 G2 DQC 55 F2 DQC 56 E2 DQC 57 D2 DQC 58 G1 DQC 59 F1 DQC 60 E1 DQC 61 D1 DQC 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE1 66 B3 CE2 67 B4 BWD 68 A4 BWB 70 B5 BWA			
48 M2 DQD 49 M1 DQD 50 L1 DQD 51 K1 DQD 52 J1 DQD 53 Internal Internal 54 G2 DQC 55 F2 DQC 56 E2 DQC 57 D2 DQC 58 G1 DQC 59 F1 DQC 60 E1 DQC 61 D1 DQC 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE1 66 B3 CE2 67 B4 BWD 68 A4 BWB 69 A5 BWB 70 B5 BWB			
49 M1 DQD 50 L1 DQD 51 K1 DQD 52 J1 DQD 53 Internal Internal 54 G2 DQC 55 F2 DQC 56 E2 DQC 57 D2 DQC 58 G1 DQC 59 F1 DQC 60 E1 DQC 61 D1 DQC 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE1 66 B3 CE2 67 B4 BWD 68 A4 BWB 69 A5 BWB 70 B5 BWA			-
50 L1 DQD 51 K1 DQD 52 J1 DQD 53 Internal Internal 54 G2 DQC 55 F2 DQC 56 E2 DQC 57 D2 DQC 58 G1 DQC 59 F1 DQC 60 E1 DQC 61 D1 DQC 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE1 66 B3 CE2 67 B4 BWD 68 A4 BWC 69 A5 BWA			
51 K1 DQD 52 J1 DQD 53 Internal Internal 54 G2 DQC 55 F2 DQC 56 E2 DQC 57 D2 DQC 58 G1 DQC 59 F1 DQC 60 E1 DQC 61 D1 DQC 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE1 66 B3 CE2 67 B4 BWD 68 A4 BWB 69 A5 BWB 70 B5 BWA			
52 J1 DQD 53 Internal Internal 54 G2 DQC 55 F2 DQC 56 E2 DQC 57 D2 DQC 58 G1 DQC 59 F1 DQC 60 E1 DQC 61 D1 DQC 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE1 66 B3 CE2 67 B4 BWD 68 A4 BWC 69 A5 BWA			
53 Internal Internal 54 G2 DQ _C 55 F2 DQ _C 56 E2 DQ _C 57 D2 DQ _C 58 G1 DQ _C 59 F1 DQ _C 60 E1 DQ _C 61 D1 DQ _C 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE ₁ 66 B3 CE ₂ 67 B4 BW _D 68 A4 BW _C 69 A5 BW _A	51	K1	DQ _D
54 G2 DQ _C 55 F2 DQ _C 56 E2 DQ _C 57 D2 DQ _C 58 G1 DQ _C 59 F1 DQ _C 60 E1 DQ _C 61 D1 DQ _C 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE ₁ 66 B3 CE ₂ 67 B4 BW _D 68 A4 BW _C 69 A5 BW _A	52	J1	DQ _D
55 F2 DQ _C 56 E2 DQ _C 57 D2 DQ _C 58 G1 DQ _C 59 F1 DQ _C 60 E1 DQ _C 61 D1 DQ _C 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE ₁ 66 B3 CE ₂ 67 B4 BW _D 68 A4 BW _C 69 A5 BW _A	53	Internal	Internal
56 E2 DQ _C 57 D2 DQ _C 58 G1 DQ _C 59 F1 DQ _C 60 E1 DQ _C 61 D1 DQ _C 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE ₁ 66 B3 CE ₂ 67 B4 BW _D 68 A4 BW _C 69 A5 BW _A	54	G2	DQ _C
57 D2 DQ _C 58 G1 DQ _C 59 F1 DQ _C 60 E1 DQ _C 61 D1 DQ _C 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE ₁ 66 B3 CE ₂ 67 B4 BW _D 68 A4 BW _C 69 A5 BW _B 70 B5 BW _A	55	F2	DQ_C
58 G1 DQ _C 59 F1 DQ _C 60 E1 DQ _C 61 D1 DQ _C 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE ₁ 66 B3 CE ₂ 67 B4 BW _D 68 A4 BW _C 69 A5 BW _A	56	E2	DQ_C
59 F1 DQ _C 60 E1 DQ _C 61 D1 DQ _C 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE ₁ 66 B3 CE ₂ 67 B4 BW _D 68 A4 BW _C 69 A5 BW _A	57	D2	DQ _C
60 E1 DQ _C 61 D1 DQ _C 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE ₁ 66 B3 CE ₂ 67 B4 BW _D 68 A4 BW _C 69 A5 BW _A	58	G1	DQ _C
61 D1 DQ _C 62 C1 NC 63 B2 A 64 A2 A 65 A3 CE ₁ 66 B3 CE ₂ 67 B4 BW _D 68 A4 BW _C 69 A5 BW _A	59	F1	DQ _C
62 C1 NC 63 B2 A 64 A2 A 65 A3 CE1 66 B3 CE2 67 B4 BWD 68 A4 BWC 69 A5 BWB 70 B5 BWA	60	E1	DQ _C
63 B2 A 64 A2 A 65 A3 CE1 66 B3 CE2 67 B4 BWD 68 A4 BWC 69 A5 BWB 70 B5 BWA	61	D1	DQ _C
64 A2 A 65 A3 CE1 66 B3 CE2 67 B4 BWD 68 A4 BWC 69 A5 BWB 70 B5 BWA	62	C1	NC
65 A3 CE1 66 B3 CE2 67 B4 BWD 68 A4 BWC 69 A5 BWB 70 B5 BWA	63	B2	А
66 B3 CE2 67 B4 BWD 68 A4 BWC 69 A5 BWB 70 B5 BWA	64	A2	А
66 B3 CE2 67 B4 BWD 68 A4 BWC 69 A5 BWB 70 B5 BWA	65	A3	CE ₁
67 B4 BW _D 68 A4 BW _C 69 A5 BW _B 70 B5 BW _A	66	В3	
68 A4 BW _C 69 A5 BW _B 70 B5 BW _A	67	B4	
69 A5 BW _B 70 B5 BW _A	68	A4	
70 B5 BW _A	69	A5	
	70		
\overline{CE}_3	71		CE ₃



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. User guidelines are not tested. Storage Temperature-65 °C to +150 °C Ambient Temperature with Supply Voltage on V_{DD} Relative to GND-0.5 V to +4.6 V Supply Voltage on V_{DDQ} Relative to GND -0.5~V to $+V_{DD}$ DC Voltage Applied to Outputs in tri-state-0.5 V to V_{DDQ} + 0.5 V

DC Input Voltage	–0.5 V to V _{DD} + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001 V
Latch-up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Industrial	–40 °C to +85 °C	3.3 V – 5% / + 10%	2.5 V – 5% to V _{DD}

Electrical Characteristics

Over the Operating Range

Parameter [12, 13]	Description	Test Conditions		Min	Max	Unit
V_{DD}	Power Supply Voltage			3.135	3.6	V
V_{DDQ}	I/O Supply Voltage for 3.3 V I/O			3.135	V_{DD}	V
		for 2.5 V I/O		2.375	2.625	V
V _{OH}	Output HIGH Voltage	for 3.3 V I/O, I _{OH} = –4.0 mA		2.4	_	V
		for 2.5 V I/O, I _{OH} = –1.0 mA		2.0	-	V
V _{OL}	Output LOW Voltage	for 3.3 V I/O, I _{OL} = 8.0 mA		_	0.4	V
		for 2.5 V I/O, I _{OL} = 1.0 mA		_	0.4	V
V _{IH}	Input HIGH Voltage [12]	for 3.3 V I/O		2.0	V _{DD} + 0.3	V
		for 2.5 V I/O		1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage [12]	for 3.3 V I/O for 2.5 V I/O		-0.3	0.8	V
				-0.3	0.7	V
lx	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		– 5	5	μА
	Input Current of MODE	Input = V _{SS}		-30	_	μΑ
		Input = V _{DD}		_	5	μΑ
	Input Current of ZZ	Input = V _{SS}		-5	_	μΑ
		Input = V _{DD}		_	30	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disable	ed	-5	5	μΑ
I _{DD}	V _{DD} Operating Supply Current	V_{DD} = Max, I_{OUT} = 0 mA, $f = f_{MAX}$ = 1/ t_{CYC}	6-ns cycle, 166 MHz	-	180	mA
I _{SB1}	Automatic CE Power-down Current – TTL Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX} = 1/t_{CYC}$	6-ns cycle, 166 MHz	_	110	mA
I _{SB2}	Automatic CE Power-down Current – CMOS Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V},$ f = 0		_	40	mA

Notes
12. Overshoot: $V_{IH(AC)} < V_{DD} + 1.5 \text{ V}$ (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL(AC)} > -2 \text{ V}$ (Pulse width less than $t_{CYC}/2$).
13. $T_{Power-up}$: Assumes a linear ramp from 0 V to $V_{DD(min)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Electrical Characteristics (continued)

Over the Operating Range

Parameter [12, 13]	Description	Test Conditions		Min	Max	Unit
303	Current – CMOS Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V,}$ $f = f_{MAX} = 1/t_{CYC}$		-	100	mA
304		7	6-ns cycle, 166 MHz	-	40	mA

Capacitance


Parameter [14]	Description	Test Conditions	165-ball FBGA Max.	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{DD} = 3.3 \text{V}, V_{DDQ} = 2.5 \text{V}$	5	pF
C _{CLK}	Clock input capacitance		5	pF
C _{I/O}	Input/Output capacitance		7	pF

Thermal Resistance

Parameter [14]	Description	Test Conditions	165-ballFBGA Package	Unit
Θ_{JA}		Test conditions follow standard test methods and procedures for measuring thermal impedance, per		°C/W
- 30	Thermal resistance (junction to case)	EIA/JESD51	3	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Note
14. Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics

Over the Operating Range

Parameter [15, 16]	16i Doggrindian	-1	-166	
Parameter [10, 10]	Description	Min	Max	Unit
t _{POWER}	V _{DD} (typical) to the first access ^[17]	1	_	ms
Clock				
t _{CYC}	Clock cycle time	6.0	_	ns
t _{CH}	Clock HIGH	2.4	_	ns
t _{CL}	Clock LOW	2.4	_	ns
Output Times		<u>.</u>		
t _{CO}	Data output valid after CLK rise	-	3.5	ns
t _{DOH}	Data output hold after CLK rise	1.25	_	ns
t _{CLZ}	Clock to low Z [18, 19, 20]	1.25	_	ns
t _{CHZ}	Clock to high Z [18, 19, 20]	1.25	3.5	ns
t _{OEV}	OE LOW to output valid	_	3.5	ns
t _{OELZ}	OE LOW to output low Z [18, 19, 20]	0	_	ns
t _{OEHZ}	OE HIGH to output high Z [18, 19, 20]	-	3.5	ns
Set-up Times			•	
t _{AS}	Address set-up before CLK rise	1.5	_	ns
t _{ADS}	ADSC, ADSP set-up before CLK rise	1.5	_	ns
t _{ADVS}	ADV set-up before CLK rise	1.5	_	ns
t _{WES}	GW, BWE, BW _[A:D] set-up before CLK rise	1.5	_	ns
t _{DS}	Data input set-up before CLK rise	1.5	_	ns
t _{CES}	Chip enable set-up before CLK rise	1.5	_	ns
Hold Times		<u>.</u>		
t _{AH}	Address hold after CLK rise	0.5	_	ns
t _{ADH}	ADSP, ADSC hold after CLK rise	0.5	_	ns
t _{ADVH}	ADV hold after CLK rise	0.5	_	ns
t _{WEH}	GW, BWE, BW _[A:D] hold after CLK rise	0.5	_	ns
t _{DH}	Data input hold after CLK rise	0.5	_	ns
t _{CEH}	Chip enable hold after CLK rise	0.5	_	ns

^{15.} Timing reference level is 1.5 V when V_{DDQ} = 3.3 V and is 1.25 V when V_{DDQ} = 2.5 V.

16. Test conditions shown in (a) of Figure 2 on page 19 unless otherwise noted.

17. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD(minimum)} initially before a Read or Write operation can


^{18.} t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of Figure 2 on page 19. Transition is measured ±200 mV from steady-state voltage. 19. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z prior to Low Z under the same system conditions.

^{20.} This parameter is sampled and not 100% tested.



Switching Waveforms

Figure 3. Read Cycle Timing [21]




Note

21. On this diagram, when \overline{CE} is LOW, \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH, \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH.



Switching Waveforms (continued)

Figure 4. Write Cycle Timing $^{[22,\ 23]}$




^{22.} On this diagram, when \overline{CE} is LOW, \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH, \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH. 23. Full width Write can be initiated by either \overline{GW} LOW; or by \overline{GW} HIGH, \overline{BWE} LOW and $\overline{BW}_{[A:D]}$ LOW.



Switching Waveforms (continued)

Figure 5. Read/Write Cycle Timing $^{[24,\ 25,\ 26]}$




Notes

24. On this diagram, when \overline{CE} is LOW, \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH, \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH. 25. \overline{The} data bus (Q) remains in High Z following a Write cycle unless an ADSP, ADSC, or ADV cycle is performed. 26. \overline{GW} is HIGH.



Switching Waveforms (continued)

Figure 6. ZZ Mode Timing $^{[27,\ 28]}$



Notes
27. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device.
28. DQs are in High Z when exiting ZZ sleep mode.




Ordering Information

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

	eed Hz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
1	66	CY7C1364C-166BZI	51-85180	165-ball FBGA (13 × 15 × 1.4 mm)	Industrial


Ordering Code Definitions






Package Diagram

Figure 7. 165-ball FBGA (13 × 15 × 1.4 mm) BB165D/BW165D (0.5 Ball Diameter) Package Outline, 51-85180



NOTES:
SOLDER PAD TYPE: NON-SOLDER MASK DEFINED (NSMD)
JEDEC REFERENCE: MO-216 / ISSUE E
PACKAGE CODE: BBOAC/BWOAC
PACKAGE WEIGHT: SEE CYPRESS PACKAGE MATERIAL DECLARATION
DATASHEET (PMDD) POSTED ON THE CYPRESS WEB.



51-85180 *F



Acronyms

Acronym	Description	
CE	chip enable	
CMOS	complementary metal-oxide-semiconductor	
EIA	electronic industries alliance	
FBGA	fine-pitch ball gird array	
I/O	input/output	
JEDEC	joint electron devices engineering council	
ŌĒ	output enable	
SRAM	static random access memory	
TTL	transistor-transistor logic	

Document Conventions

Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
mA	milliampere			
mm	millimeter			
ms	millisecond			
mV	millivolt			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			



Document History Page

Document Title: CY7C1364C, 9-Mbit (256 K × 32) Pipelined Sync SRAM Document Number: 001-74592				
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	3489597	01/10/2012	PRIT	New data sheet.
*A	3508648	01/25/2012	PRIT	Changed status from Preliminary to Final.
*B	3537338	02/28/2012	PRIT	Added JTAG information (Updated the section Pin Definitions and added the sections IEEE 1149.1 Serial Boundary Scan (JTAG), TAP Controller State Diagram, TAP Controller Block Diagram, TAP Timing, TAP AC Switching Characteristics, 3.3 V TAP AC Test Conditions, 3.3 V TAP AC Output Load Equivalent, 2.5 V TAP AC Test Conditions, 2.5 V TAP AC Output Load Equivalent, TAP DC Electrical Characteristics and Operating Conditions, Identification Register Definitions, Scan Register Sizes, Instruction Codes, and Boundary Scan Order).
*C	3800880	11/02/2012	PRIT	Updated Package Diagram (spec 51-85180 (Changed revision from *E to *F)).



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-74592 Rev. *C

Revised November 2, 2012