

# CY7C1370DV25 CY7C1372DV25

# 18-Mbit (512 K × 36/1 M × 18) Pipelined SRAM with NoBL<sup>™</sup> Architecture

### Features

- Pin-compatible and functionally equivalent to ZBT™
- Supports 200-MHz bus operations with zero wait states
   Available speed grades are 200 and 167 MHz
- Internally self-timed o<u>utp</u>ut buffer control to eliminate the need to use asynchronous OE
- Fully registered (inputs and outputs) for pipelined operation
- Byte write capability
- Single 2.5 V core power supply (V<sub>DD</sub>)
- 2.5 V I/O power supply (V<sub>DDQ</sub>)
- Fast clock-to-output times □ 3.0 ns (for 200-MHz device)
- Clock enable (CEN) pin to suspend operation
- Synchronous self-timed writes
- Available in JEDEC-standard Pb-free 100-pin TQFP, and non Pb-free 165-ball FBGA packages
- IEEE 1149.1 JTAG-compatible boundary scan
- Burst capability linear or interleaved burst order
- "ZZ" sleep mode option and stop clock option

## **Functional Description**

The CY7C1370DV25 and CY7C1372DV25 are 2.5 V, 512 K × 36 and 1-Mbit × 18 synchronous pipelined burst SRAMs with No Bus Latency<sup>TM</sup> (NoBL<sup>TM</sup>) logic, respectively. They are designed to support unlimited true back-to-back read/write operations with no wait states. The CY7C1370DV25 and CY7C1372DV25 are equipped with the advanced NoBL logic required to enable consecutive read/write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data in systems that require frequent write/read transitions. The CY7C1370DV25 and CY7C1372DV25 are pin-compatible and functionally equivalent to ZBT devices.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edg<u>e of</u> the clock. The clock input is qualified by the clock enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle.

Three synchronous chip enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous output enable  $(\overline{OE})$  provide for easy bank selection and output three-state control. In order to avoid bus contention, the output drivers are synchronously three-stated during the data portion of a write sequence.



# Logic Block Diagram – CY7C1370DV25

**Cypress Semiconductor Corporation** Document Number: 38-05558 Rev. \*K 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised September 24, 2012



# Logic Block Diagram – CY7C1372DV25





## Contents

Selection Guide	4
Pin Configurations	4
Pin Definitions	6
Functional Overview	7
Single Read Accesses	7
Burst Read Accesses	
Single Write Accesses	7
Burst Write Accesses	8
Sleep Mode	8
Interleaved Burst Address Table	8
Linear Burst Address Table	8
ZZ Mode Electrical Characteristics	8
Truth Table	9
	4.0
Partial Truth Table for Read/Write	10
Partial Truth Table for Read/Write	10
	10
Partial Truth Table for Read/Write IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature	<b>10</b> <b>11</b> 11
Partial Truth Table for Read/Write IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port (TAP)	<b>10</b> <b>11</b> 11
Partial Truth Table for Read/Write IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port (TAP) PERFORMING A TAP RESET	<b>10</b> <b>11</b> 11 11
Partial Truth Table for Read/Write IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port (TAP) PERFORMING A TAP RESET TAP REGISTERS	<b>10</b> 11 11 11 11 
Partial Truth Table for Read/Write IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port (TAP) PERFORMING A TAP RESET TAP REGISTERS TAP Instruction Set	<b>10</b> 11 11 11 11 
Partial Truth Table for Read/Write IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port (TAP) PERFORMING A TAP RESET TAP REGISTERS TAP Instruction Set TAP Controller State Diagram	<b>10</b> 11 11 11 11 
Partial Truth Table for Read/Write IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port (TAP) PERFORMING A TAP RESET TAP REGISTERS TAP Instruction Set TAP Controller State Diagram TAP Controller Block Diagram	<b>10</b> <b>11</b> 11 11 11 11 
Partial Truth Table for Read/Write IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port (TAP) PERFORMING A TAP RESET TAP REGISTERS TAP Instruction Set TAP Controller State Diagram TAP Controller Block Diagram TAP Timing	<b>10</b> <b>11</b> 11 11 11 11 
Partial Truth Table for Read/Write         IEEE 1149.1 Serial Boundary Scan (JTAG)         Disabling the JTAG Feature         Test Access Port (TAP)         PERFORMING A TAP RESET         TAP REGISTERS         TAP Instruction Set         TAP Controller State Diagram         TAP Timing         TAP AC Switching Characteristics	10 11 11 11 11 
Partial Truth Table for Read/Write IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port (TAP) PERFORMING A TAP RESET TAP REGISTERS TAP Instruction Set TAP Controller State Diagram TAP Controller Block Diagram TAP Timing	10 11 11 11 11 

TAP DC Electrical Characteristics and	
Operating Conditions	
Scan Register Sizes	17
Identification Register Definitions	
Instruction Codes	
Boundary Scan Order	18
Maximum Ratings	19
Operating Range	19
Electrical Characteristics	19
Capacitance	20
Thermal Resistance	20
AC Test Loads and Waveforms	20
Switching Characteristics	21
Switching Waveforms	22
Ordering Information	24
Ordering Code Definitions	24
Package Diagrams	25
Acronyms	27
Document Conventions	27
Units of Measure	27
Document History Page	28
Sales, Solutions, and Legal Information	30
Worldwide Sales and Design Support	
Products	
PSoC Solutions	



# **Selection Guide**

Description	200 MHz	167 MHz	Unit
Maximum access time	3.0	3.4	ns
Maximum operating current	300	275	mA
Maximum CMOS standby current	70	70	mA

# **Pin Configurations**

	Figure 1. 100-pin TQFP ( $14 \times 20 \times 1.4$ mm) pinout																											
					1 8 8				1 П		۲D			РДА			-							ĽŌ.			۲ م م	
DQPCE DQC E DQC E DQC E DQC E DQC E DQC E DQC E DQC E DQC E VSS E DQC E VDD E NC E VDD E NC E VDD E NC E DQC	$\begin{array}{c} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 13 \\ 14 \\ 15 \\ 16 \\ 17 \\ 18 \\ 19 \\ 20 \\ 21 \\ 22 \\ 23 \\ 24 \\ 25 \\ 26 \\ 27 \\ 28 \\ 29 \end{array}$			CY70	27 6 6 2 K ×	DV2		88	84	80         8           8         75           78         77           78         77           75         74           73         77           70         66           67         66           63         62           64         63           62         55           54         55           54         55           54         55           54         55           52         51		∃ DQa ∃ DQa	NC C NC C NC C NC C NC C NC C DQb C Vss C DQb C Vss C DQb C DQb C DQb C Vss C DQb C Vss C DQb C C Vss C DQb C C Vss C DQb C C Vss C C Vss C C Vss C C Vss C C C C C C C Vss C C C C C C Vss C C C C C C Vss C	$\begin{array}{c} 2\\ 3\\ 4\\ 5\\ 6\\ 7\\ 7\\ 8\\ 9\\ 9\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\$	0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9	26	96	<b>C</b>	CY7	7C1	372 1 × <sup>-</sup>	DV	25	5 8 8	8 2	58	79         78           77         76           75         74           73         72           71         70           69         68           67         66           65         64           63         62           61         60           59         58           57         56           54         53           52         54	A NC V <sub>DDQ</sub> V <sub>SS</sub> DQa DQa V <sub>SS</sub> V <sub>DDQ</sub> DQa V <sub>SS</sub> NC V <sub>DDQ</sub> ZZ DQa DQa V <sub>SS</sub> DQa DQa DQa V <sub>SS</sub> NC V <sub>DDQ</sub> ZZ DQa DQa DQa V <sub>SS</sub> NC NC NC NC
	MODE 31 A 32 A 32 A 32 A 32 A 32 A 32 A 32 A 32		гшт			NC(72) 42		A [ 45 A [ 45	го	АА < ПП 49 5				MODE 31	A 0 32	טו	Ш	A1 [] 36 A0 [] 37 37	Ц	NC(144) 39		- - TT	NC(36) 43	Г	A □ 1 46		А <u>П</u> 49 А <u>П</u> 50	

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout



## Pin Configurations (continued)

Figure 2.	165-ball FBGA	(13 × 15 × 1.4 mm	) pinout
			/ p

				CY7	C1370DV2	25 (512 K ›	< 36)				
	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	А	CE <sub>1</sub>	BWc	$\overline{BW}_{b}$	$\overline{CE}_3$	CEN	ADV/LD	А	А	NC
В	NC/1G	А	CE2	BWd	BWa	CLK	WE	OE	А	А	NC
С	DQP <sub>c</sub>	NC	$V_{DDQ}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPb
D	DQ <sub>c</sub>	DQ <sub>c</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	$DQ_{b}$	DQb
Е	DQ <sub>c</sub>	DQ <sub>c</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	$DQ_b$	DQb
F	DQ <sub>c</sub>	DQ <sub>c</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	$DQ_b$	DQb
G	DQ <sub>c</sub>	DQ <sub>c</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	$DQ_{b}$	DQb
Н	NC	NC	NC	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
J	DQ <sub>d</sub>	DQ <sub>d</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	DQa	DQa
κ	$DQ_{d}$	$DQ_{d}$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	DQa	DQa
L	DQ <sub>d</sub>	DQ <sub>d</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	DQa	DQa
Μ	DQd	DQ <sub>d</sub>	$V_{DDQ}$	V <sub>DD</sub>	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	DQa
Ν	DQP <sub>d</sub>	NC	$V_{DDQ}$	V <sub>SS</sub>	NC	NC	NC	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPa
Р	NC/144M	NC/72M	А	А	TDI	A1	TDO	A	А	А	NC/288M
R	MODE	NC/36M	А	А	TMS	A0	TCK	А	А	А	A

### CY7C1372DV25 (1 M × 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	А	CE <sub>1</sub>	BWb	NC	CE <sub>3</sub>	CEN	ADV/LD	А	А	A
В	NC/1G	А	CE2	NC	BWa	CLK	WE	OE	А	А	NC
С	NC	NC	$V_{DDQ}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{DDQ}$	NC	DQPa
D	NC	DQb	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	NC	DQa
Е	NC	DQb	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQa
F	NC	DQb	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	NC	DQa
G	NC	DQb	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	NC	DQa
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	NC	NC	ZZ
J	DQb	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	DQa	NC
κ	DQb	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	DQa	NC
L	DQb	NC	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	DQa	NC
М	DQb	NC	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	NC
Ν	DQPb	NC	$V_{DDQ}$	V <sub>SS</sub>	NC	NC	NC	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC
Р	NC/144M	NC/72M	А	А	TDI	A1	TDO	Α	А	А	NC/288M
R	MODE	NC/36M	А	А	TMS	A0	TCK	Α	А	А	А



# **Pin Definitions**

Pin Name	I/O Type	Pin Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK.
<u>BW</u> <sub>a</sub> , <u>BW</u> <sub>b</sub> , BW <sub>c</sub> , BW <sub>d</sub>	Input- synchronous	Byte write select inputs, active LOW. Qualified with $\overline{\text{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK. BW <sub>a</sub> controls DQ <sub>a</sub> and DQP <sub>a</sub> , BW <sub>b</sub> controls DQ <sub>b</sub> and DQP <sub>b</sub> , BW <sub>c</sub> controls DQ <sub>c</sub> and DQP <sub>c</sub> , BW <sub>d</sub> controls DQ <sub>d</sub> and DQP <sub>d</sub> .
WE	Input- synchronous	Write enable input, active LOW. Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- synchronous	Advance/load input used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.
CLK	Input-clock	<b>Clock input</b> . Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE <sub>1</sub>	Input- synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $CE_3$ to select/deselect the device.
CE <sub>2</sub>	Input- synchronous	Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $\overline{CE}_3$ to select/deselect the device.
CE <sub>3</sub>	Input- synchronous	<b>Chip enable 3 input, active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $CE_2$ to select/deselect the device.
OE	Input- asynchronous	<b>Output enable, active LOW</b> . Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allow <u>ed</u> to behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state and when the device has been deselected.
CEN	Input- synchronous	Clock enable input, active LOW. When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
DQ <sub>S</sub>	l/O- synchronous	<b>Bidirectional data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by $A_{[17:0]}$ during the previous clock rise of the read cycle. The direction of the pins is controlled by OE and the internal control logic. When OE is asserted LOW, the pins can behave as outputs. When HIGH, $DQ_a - DQ_d$ are placed in a three-state condition. The outputs are automatically three-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE.
DQP <sub>X</sub>	I/O- synchronous	<b>Bidirectional data parity I/O lines</b> . Functionally, these signals are identical to $DQ_s$ . During write sequences, $DQP_a$ is controlled by $BW_a$ , $DQP_b$ is controlled by $BW_b$ , $DQP_c$ is controlled by $BW_c$ , and $DQP_d$ is controlled by $BW_d$ .
MODE	Input strap pin	<b>Mode input</b> . Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. MODE should not change states during operation. When left floating MODE will default HIGH, to an interleaved burst order.
TDO	JTAG serial output synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK.
TDI	JTAG serial input synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK.
TMS	Test mode select synchronous	This pin controls the Test access port state machine. Sampled on the rising edge of TCK.
ТСК	JTAG-clock	Clock input to the JTAG circuitry.



### **Pin Definitions** (continued)

Pin Name	I/O Type	Pin Description
V <sub>DD</sub>	Power supply	Power supply inputs to the core of the device.
V <sub>DDQ</sub>	I/O power supply	Power supply for the I/O circuitry.
V <sub>SS</sub>	Ground	Ground for the device. Should be connected to ground of the system.
NC	-	No connects. This pin is not connected to the die.
NC/36M, NC/72M, NC/144M, NC/288M, NC/576M, NC/1G	_	<b>These pins are not connected</b> . They will be used for expansion to the 36M, 72M, 144M, 288M, 576M, and 1G densities.
ZZ		<b>ZZ "sleep" input</b> . This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.

### **Functional Overview**

CY7C1372DV25 CY7C1370DV25 The and are synchronous-pipelined Burst NoBL SRAMs designed specifically to eliminate wait states during write/read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the clock enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t<sub>CO</sub>) is 3.0 ns (200-MHz device).

Accesses can be initiated by asserting all three chip enables  $(\overline{CE}_1, C\underline{E}_2, C\overline{E}_3)$  active at the rising edge of the clock. If clock enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a read or write operation, depending on the status of the write enable (WE). BW<sub>X</sub> can be used to conduct byte write operations.

Write operations are qualified by the write enable ( $\overline{\text{WE}}$ ). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip en<u>ables</u> ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous output enable ( $\overline{OE}$ ) simplify depth expansion. <u>All</u> operations (reads, writes, and deselects) are pipelined. ADV/LD should be driven LOW once the device has been deselected in order to load a new address for the next operation.

### Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2)  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$  are all asserted active, (3) the write enable input signal WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output register and onto the data bus within 3.0ns (200-MHz device)

provided  $\overline{OE}$  is active LOW. After the first clock of the read access the output buffers are controlled by  $\overline{OE}$  and the internal control logic.  $\overline{OE}$  must be driven LOW in order for the device to drive out the requested data. During the second clock, a subsequent operation (read/write/deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output will three-state following the next clock rise.

### **Burst Read Accesses**

The CY7C1370DV25 and CY7C1372DV25 have an on-chip burst counter that allows the user the ability to supply a single address and conduct <u>up</u> to four reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in <u>Single Read</u> Accesses. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal <u>burst</u> <u>counter</u> regardless of the state of chip enables inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.

#### **Single Write Accesses**

Write access are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2)  $CE_{1}$ ,  $CE_{2}$ , and  $CE_{3}$  are all asserted active, and (3) the write signal WE is asserted LOW. The address presented is loaded into the address register. The write signals are latched into the control logic block.

On the subsequent clock rise the data lines are automatically three-stated regardless of the state of the  $\overline{OE}$  input signal. This allows the external logic to present the data on DQ and DQP (DQ<sub>a,b,c,d</sub>/DQP<sub>a,b,c,d</sub> for CY7C1370DV25 and DQ<sub>a,b</sub>/DQP<sub>a,b</sub> for CY7C1372DV25). In addition, the address for the subsequent access (read/write/deselect) is latched into the address register (provided the appropriate control signals are asserted).

On the next clock rise the data presented to DQ and DQP  $(DQ_{a,b,c,d}/DQP_{a,b,c,d}$  for CY7C1370DV25 &  $DQ_{a,b}/DQP_{a,b}$  for



CY7C1372DV25) (or a subset for byte write operations, see Write Cycle Description table for details) inputs is latched into the device and the write is complete.

<u>The</u> data written during the write operation is controlled by  $\overline{\text{BW}}$  ( $\overline{\text{BW}}_{a,b,c,d}$  for CY7C1370DV25 and  $\overline{\text{BW}}_{a,b}$  for CY7C1372DV25) signals. The CY7C1370DV25/CY7C1372DV25 provides byte write capability that is described in the <u>Write</u> Cycle Description table. Asserting the write enable input (WE) with the selected byte write select (BW) input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations. Byte write capability has been included in order to greatly simplify read/modify/write sequences, which can be reduced to simple byte write operations.

Because the CY7C1370DV25 and CY7C1372DV25 are common I/O devices, data should not be driven into the device while the outputs are active. The output enable ( $\overline{OE}$ ) can be deasserted HIGH before presenting data to the DQ and DQP (DQ<sub>a,b,c,d</sub>/DQP<sub>a,b,c,d</sub> for CY7C1370DV25 and DQ<sub>a,b</sub>/DQP<sub>a,b</sub> for CY7C1372DV25) inputs. Doing so will three-state the output drivers. As a safety precaution, DQ and DQP (DQ<sub>a,b,c,d</sub>/DQP<sub>a,b,c,d</sub> for CY7C1370DV25 and DQ<sub>a,b</sub>/DQP<sub>a,b</sub> for CY7C1372DV25) are automatically three-stated during the data portion of a write cycle, regardless of the state of  $\overline{OE}$ .

#### **Burst Write Accesses**

The CY7C1370DV25/CY7C1372DV25 has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to fo<u>ur</u> write operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in Single Write Accesses on page 7. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables (CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub>) and WE inputs are ignored and the burst counter is incremented. The correct BW (BW<sub>a,b,c,d</sub> for CY7C1370DV25 and BW<sub>a,b</sub> for CY7C1372DV25) inputs must be driven in each cycle of the burst write in order to write the correct bytes of data.

#### **Sleep Mode**

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $CE_1$ ,  $CE_2$ , and  $CE_3$ , must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

#### Interleaved Burst Address Table

(MODE = Floating or  $V_{DD}$ )

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

#### Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 V$	_	80	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 V$	-	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2 V	2t <sub>CYC</sub>	-	ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled	-	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0	_	ns



## **Truth Table**

The truth table for CY7C1370DV25/CY7C1372DV25 follows. [1, 2, 3, 4, 5, 6, 7]

Operation	Address Used	CE	ZZ	ADV/LD	WE	$\mathbf{BW}_{\mathbf{X}}$	OE	CEN	CLK	DQ
Deselect cycle	None	Н	L	L	Х	Х	Х	L	L–H	Tri-state
Continue deselect cycle	None	Х	L	Н	Х	Х	Х	L	L–H	Tri-state
Read cycle (begin burst)	External	L	L	L	Н	Х	L	L	L–H	Data out (Q)
Read cycle (continue burst)	Next	Х	L	Н	Х	Х	L	L	L–H	Data out (Q)
NOP/dummy read (begin burst)	External	L	L	L	Н	Х	Н	L	L–H	Tri-state
Dummy read (continue burst)	Next	Х	L	Н	Х	Х	Н	L	L–H	Tri-state
Write cycle (begin burst)	External	L	L	L	L	L	Х	L	L–H	Data in (D)
Write cycle (continue burst)	Next	Х	L	Н	Х	L	Х	L	L–H	Data in (D)
NOP/write abort (begin burst)	None	L	L	L	L	Н	Х	L	L–H	Tri-state
Write abort (continue burst)	Next	Х	L	Н	Х	Н	Х	L	L–H	Tri-state
Ignore clock edge (stall)	Current	Х	L	Х	Х	Х	Х	Н	L–H	-
Sleep mode	None	Х	Н	Х	Х	Х	Х	Х	Х	Tri-state

Notes

- X = "Don't Care", H = Logic HIGH, L = Logic LOW, CE stands for all chip enables active. BWx = L signifies at least one byte write select is active, BW<sub>x</sub> = valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.
   Write is defined by WE and BW<sub>x</sub>. See Write Cycle Description table for details.
   When a write cycle is detected, all I/Os are tri-stated, even during byte writes.
   <u>The DQ</u> and DQP pins are controlled by the current cycle and the OE signal.
   CEN = H inserts wait states.

- Device will power-up deselected and the I/Os in a tri-state condition, regardless of OE.
   OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles.During a read cycle DQ<sub>s</sub> and DQP<sub>X</sub> = three-state when OE is inactive or when the device is deselected, and DQ<sub>s</sub> = data when OE is active.
   Table only lists a partial listing of the byte write combinations. Any Combination of BW<sub>X</sub> is valid. Appropriate write will be done based on which byte write is active.



### Partial Truth Table for Read/Write

The partial truth table for Read/Write for CY7C1370DV25 follows. <sup>[9, 10, 11, 12]</sup>

Function (CY7C1370DV25)	WE	BWd	BW <sub>c</sub>	BWb	BWa
Read	Н	Х	Х	Х	Х
Write – No bytes written	L	Н	Н	Н	Н
Write byte a – (DQ <sub>a</sub> and DQP <sub>a</sub> )	L	Н	Н	Н	L
Write byte b – (DQ <sub>b</sub> and DQP <sub>b</sub> )	L	Н	Н	L	Н
Write bytes b, a	L	Н	Н	L	L
Write byte $c - (DQ_c and DQP_c)$	L	Н	L	Н	Н
Write bytes c, a	L	Н	L	Н	L
Write bytes c, b	L	Н	L	L	Н
Write bytes c, b, a	L	Н	L	L	L
Write byte d – (DQ <sub>d</sub> and DQP <sub>d</sub> )	L	L	Н	Н	Н
Write bytes d, a	L	L	Н	Н	L
Write bytes d, b	L	L	Н	L	Н
Write bytes d, b, a	L	L	Н	L	L
Write bytes d, c	L	L	L	Н	Н
Write bytes d, c, a	L	L	L	Н	L
Write bytes d, c, b	L	L	L	L	Н
Write all bytes	L	L	L	L	L

### Partial Truth Table for Read/Write

The partial truth table for Read/Write for CY7C1372DV25 follows. [9, 10, 11, 12]

Function (CY7C1372DV25)	WE	BWb	BWa
Read	Н	Х	Х
Write – no bytes written	L	Н	Н
Write byte a – $(DQ_a \text{ and } DQP_a)$	L	Н	L
Write byte b – $(DQ_b and DQP_b)$	L	L	Н
Write both bytes	L	L	L

Notes

<sup>9.</sup> X = "Don't Care", H = Logic HIGH, L = Logic LOW, CE stands for all chip enables active. BWx = L signifies at least one byte write select is active, BW<sub>x</sub> = valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.
10. Write is defined by WE and BW<sub>x</sub>. See Write Cycle Description table for details.
11. When a write cycle is detected, all I/Os are tri-stated, even during byte writes.

<sup>12.</sup> Table only lists a partial listing of the byte write combinations. Any Combination of BW<sub>x</sub> is valid. Appropriate write will be done based on which byte write is active.



### IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1370DV25/CY7C1372DV25 incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1370DV25/CY7C1372DV25 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V<sub>SS</sub>) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V<sub>DD</sub> through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

#### Test Access Port (TAP)

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see TAP Controller State Diagram on page 13. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see Instruction Codes on page 17). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

#### Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 14. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

Only one register can be selected at a time through the

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order on page 19 and Boundary Scan Order on page 18 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 17.

#### TAP Instruction Set

#### Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the



instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

#### IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a high Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow)

the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required – that is, while data captured is shifted out, the preloaded data can be shifted in.

#### BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### EXTEST Output Bus Tri-State

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at bbit #89 (for 165-ball FBGA package). When this scan cell, called the "extest output bus tri-state," is latched into the preload register during the "Update-DR" state in the TAP controller, it will directly control the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it will enable the output buffers to drive the output bus. When LOW, this bit will place the output bus into a high Z condition.

This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR," the value loaded into that shift-register cell will latch into the preload register. When the EXTEST instruction is entered, this bit will directly control the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



### **TAP Controller State Diagram**



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.



### **TAP Controller Block Diagram**



## **TAP** Timing





## **TAP AC Switching Characteristics**

Over the Operating Range

Parameter [13, 14]	Description	Min	Max	Unit
Clock				
t <sub>TCYC</sub>	TCK clock cycle time	50	_	ns
t <sub>TF</sub>	TCK clock frequency	-	20	MHz
t <sub>TH</sub>	TCK clock HIGH time	20	-	ns
t <sub>TL</sub>	TCK clock LOW time	20	_	ns
Output Times				
t <sub>TDOV</sub>	TCK clock LOW to TDO valid	-	10	ns
t <sub>TDOX</sub>	TCK clock LOW to TDO invalid	0	-	ns
Set-up Times				
t <sub>TMSS</sub>	TMS set-up to TCK clock rise	5	-	ns
t <sub>TDIS</sub>	TDI set-up to TCK clock rise	5	-	ns
t <sub>CS</sub>	Capture set-up to TCK rise		-	ns
Hold Times				
t <sub>TMSH</sub>	TMS hold after TCK clock rise	5	-	ns
t <sub>TDIH</sub>	TDI hold after clock rise	5	_	ns
t <sub>CH</sub>	Capture hold after clock rise	5	_	ns

Notes

13. t<sub>CS</sub> and t<sub>CH</sub> refer to the set-up and hold time requirements of latching data from the boundary scan register. 14. Test conditions are specified using the load in TAP AC test Conditions. t<sub>R</sub>/t<sub>F</sub> = 1 ns.



# 2.5 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

### 2.5 V TAP AC Output Load Equivalent



# **TAP DC Electrical Characteristics and Operating Conditions**

(0 °C <  $T_A$  < +70 °C;  $V_{DD}$  = 2.5 V ± 0.125 V unless otherwise noted)

Parameter <sup>[15]</sup>	Description	Test Conditions		Min	Мах	Unit
V <sub>OH1</sub>	Output HIGH voltage	I <sub>OH</sub> = -1.0 mA, V <sub>DDQ</sub> = 2.5 V		2.0	-	V
V <sub>OH2</sub>	Output HIGH voltage	I <sub>OH</sub> = -100 μA, V <sub>DDQ</sub> = 2.5 V		2.1	-	V
V <sub>OL1</sub>	Output LOW voltage	I <sub>OL</sub> = 8.0 mA, V <sub>DDQ</sub> = 2.5 V		-	0.4	V
V <sub>OL2</sub>	Output LOW voltage	I <sub>OL</sub> = 100 μA	V <sub>DDQ</sub> = 2.5 V	-	0.2	V
V <sub>IH</sub>	Input HIGH voltage		V <sub>DDQ</sub> = 2.5 V	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage	V <sub>DDQ</sub> = 2.5 V		-0.3	0.7	V
I <sub>X</sub>	Input load current	$GND \leq V_{IN} \leq V_{DDQ}$		-5	5	μA



## **Scan Register Sizes**

Register Name	Bit Size (× 18)	Bit Size (× 36)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary scan order (165-ball FBGA package)	89	89

# **Identification Register Definitions**

Instruction Field	CY7C1370DV25	CY7C1372DV25	Description
Revision number (31:29)	000	000	Reserved for version number.
Cypress device ID (28:12)	01011001000010101	01011001000100101	Reserved for future use.
Cypress JEDEC ID (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID register presence (0)	1	1	Indicate the presence of an ID register.

# **Instruction Codes**

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to high Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



# **Boundary Scan Order**

165-ball FBGA [16, 17]

1         N6           2         N7           3         N10           4         P11           5         P8           6         R8           7         R9           8         P9           9         P10           10         R10           11         R11           12         H11           13         N11           14         M11           15         L11           16         K11           17         J11           18         M10           19         L10           20         K10           21         J10           22         H9           23         H10           24         G11           25         F11           26         E11           27         D11           28         G10	Bit #	Ball ID
3         N10           4         P11           5         P8           6         R8           7         R9           8         P9           9         P10           10         R10           11         R11           12         H11           13         N11           14         M11           15         L11           16         K11           17         J11           18         M10           19         L10           20         K10           21         J10           22         H9           23         H10           24         G11           25         F11           26         E11           27         D11	1	N6
4       P11         5       P8         6       R8         7       R9         8       P9         9       P10         10       R10         11       R11         12       H11         13       N11         14       M11         15       L11         16       K11         17       J11         18       M10         19       L10         20       K10         21       J10         22       H9         23       H10         24       G11         25       F11         26       E11         27       D11	2	N7
5         P8           6         R8           7         R9           8         P9           9         P10           10         R10           11         R11           12         H11           13         N11           14         M11           15         L11           16         K11           17         J11           18         M10           19         L10           20         K10           21         J10           22         H9           23         H10           24         G11           25         F11           26         E11           27         D11	3	N10
6         R8           7         R9           8         P9           9         P10           10         R10           11         R11           12         H11           13         N11           14         M11           15         L11           16         K11           17         J11           18         M10           19         L10           20         K10           21         J10           22         H9           23         H10           24         G11           25         F11           26         E11           27         D11	4	P11
7         R9           8         P9           9         P10           10         R10           11         R11           12         H11           13         N11           14         M11           15         L11           16         K11           17         J11           18         M10           19         L10           20         K10           21         J10           22         H9           23         H10           24         G11           25         F11           26         E11           27         D11	5	P8
8         P9           9         P10           10         R10           11         R11           12         H11           13         N11           14         M11           15         L11           16         K11           17         J11           18         M10           19         L10           20         K10           21         J10           22         H9           23         H10           24         G11           25         F11           26         E11           27         D11	6	R8
9         P10           10         R10           11         R11           12         H11           13         N11           14         M11           15         L11           16         K11           17         J11           18         M10           20         K10           21         J10           22         H9           23         H10           24         G11           25         F11           26         E11           27         D11	7	R9
10         R10           11         R11           12         H11           13         N11           14         M11           15         L11           16         K11           17         J11           18         M10           19         L10           20         K10           21         J10           22         H9           23         H10           24         G11           25         F11           26         E11           27         D11	8	P9
11         R11           12         H11           13         N11           14         M11           15         L11           16         K11           17         J11           18         M10           20         K10           21         J10           22         H9           23         H10           24         G11           25         F11           26         E11           27         D11	9	P10
12       H11         13       N11         14       M11         15       L11         16       K11         17       J11         18       M10         19       L10         20       K10         21       J10         22       H9         23       H10         24       G11         25       F11         26       E11         27       D11	10	R10
13         N11           14         M11           15         L11           16         K11           17         J11           18         M10           19         L10           20         K10           21         J10           22         H9           23         H10           24         G11           25         F11           26         E11           27         D11	11	R11
14         M11           15         L11           16         K11           17         J11           18         M10           19         L10           20         K10           21         J10           22         H9           23         H10           24         G11           25         F11           26         E11           27         D11	12	H11
15         L11           16         K11           17         J11           18         M10           19         L10           20         K10           21         J10           22         H9           23         H10           24         G11           25         F11           26         E11           27         D11	13	N11
16         K11           17         J11           18         M10           19         L10           20         K10           21         J10           22         H9           23         H10           24         G11           25         F11           26         E11           27         D11	14	M11
17         J11           18         M10           19         L10           20         K10           21         J10           22         H9           23         H10           24         G11           25         F11           26         E11           27         D11	15	L11
18         M10           19         L10           20         K10           21         J10           22         H9           23         H10           24         G11           25         F11           26         E11           27         D11	16	K11
19         L10           20         K10           21         J10           22         H9           23         H10           24         G11           25         F11           26         E11           27         D11	17	J11
20         K10           21         J10           22         H9           23         H10           24         G11           25         F11           26         E11           27         D11	18	M10
21         J10           22         H9           23         H10           24         G11           25         F11           26         E11           27         D11	19	L10
22         H9           23         H10           24         G11           25         F11           26         E11           27         D11	20	K10
23         H10           24         G11           25         F11           26         E11           27         D11	21	J10
24         G11           25         F11           26         E11           27         D11	22	H9
25         F11           26         E11           27         D11	23	H10
26 E11 27 D11	24	G11
27 D11	25	F11
	26	E11
28 G10	27	D11
	28	G10
29 F10	29	F10
30 E10	30	E10

Bit #	Ball ID	
31	D10	
32	C11	
33	A11	
34	B11	
35	A10	
36	B10	
37	A9	
38	B9	
39	C10	
40	A8	
41	B8	
42	A7	
43	B7	
44	B6	
45	A6	
46	B5	
47	A5	
48	A4	
49	B4	
50	B3	
51	A3	
52	A2	
53	B2	
54	C2	
55	B1	
56	A1	
57	C1	
58	D1	
59	E1	
60	F1	

Bit #	Ball ID	
61	G1	
62	D2	
63	E2	
64	F2	
65	G2	
66	H1	
67	H3	
68	J1	
69	K1	
70	L1	
71	M1	
72	J2	
73	K2	
74	L2	
75	M2	
76	N1	
77	N2	
78	P1	
79	R1	
80	R2	
81	P3	
82	R3	
83	P2	
84	R4	
85	P4	
86	N5	
87	P6	
88	R6	
89	Internal	

Notes 16. Balls which are NC (No Connect) are pre-set LOW. 17. Bit# 89 is pre-set HIGH.



### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied–55 °C to +125 °C
Supply voltage on $V_{\text{DD}}$ relative to GND–0.5 V to +3.6 V
Supply voltage on $V_{\text{DDQ}}$ relative to GND –0.5 V to +V_{\text{DD}}
DC to outputs in tri-state–0.5 V to $V_{\text{DDQ}}$ + 0.5 V

### **Electrical Characteristics**

DC input voltage	–0.5 V to $V_{DD}$ + 0.5 V
Current into outputs (LOW)	
Static discharge voltage (per MIL-STD-883, method 3015) Latch-up current	

### **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub> /V <sub>DDQ</sub>
Commercial	0 °C to +70 °C	2.5 V ± 5%

Over the Operating Range	Over the	Operating	Range
--------------------------	----------	-----------	-------

Parameter <sup>[18, 19]</sup>	Description	Test Conditions		Min	Max	Unit
V <sub>DD</sub>	Power supply voltage			2.375	2.625	V
V <sub>DDQ</sub>	I/O supply voltage	for 2.5 V I/O	for 2.5 V I/O		V <sub>DD</sub>	V
V <sub>OH</sub>	Output HIGH voltage	for 2.5 V I/O, I <sub>OH</sub> = -1.0 mA		2.0	-	V
V <sub>OL</sub>	Output LOW voltage	for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA		-	0.4	V
V <sub>IH</sub>	Input HIGH voltage <sup>[20]</sup>	for 2.5 V I/O		1.7	V <sub>DD</sub> + 0.3 V	V
V <sub>IL</sub>	Input LOW voltage <sup>[20]</sup>	for 2.5 V I/O		-0.3	0.7	V
I <sub>X</sub>	Input leakage current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		-5	5	μA
	Input current of MODE	Input = V <sub>SS</sub>		-30	-	μA
		Input = V <sub>DD</sub>		-	5	μA
	Input current of ZZ	Input = V <sub>SS</sub>		-5	-	μA
		Input = V <sub>DD</sub>		-	30	μA
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DD,}$ output disabled		-5	5	μA
I <sub>DD</sub> V <sub>I</sub>	V <sub>DD</sub> operating supply	$V_{DD}$ = Max, $I_{OUT}$ = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	5.0-ns cycle, 200 MHz	-	300	mA
			6.0-ns cycle, 167 MHz	-	275	mA
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs	$\begin{array}{l} \text{Max. } V_{DD} \text{, device deselected,} \\ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL} \text{,} \end{array}$	5.0-ns cycle, 200 MHz	_	150	mA
		$f = f_{MAX} = 1/t_{CYC}$	6.0-ns cycle, 167 MHz	_	140	mA
I <sub>SB2</sub>	Automatic CE power-down current – CMOS inputs	Max. $V_{DD}$ , device deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V}$ , f = 0	All speed grades	_	70	mA
	Automatic CE power-down current – CMOS Inputs	Max. $V_{DD}$ , device deselected, $V_{IN} \le 0.3$ V or $V_{IN} \ge V_{DDQ} - 0.3$ V,	5.0-ns cycle, 200 MHz	-	130	mA
		$f = f_{MAX} = 1/t_{CYC}$	6.0-ns cycle, 167 MHz	_	125	mA
I <sub>SB4</sub>	Automatic CE power-down current—TTL Inputs		All speed grades	-	80	mA

#### Notes

18. Overshoot:  $V_{IL(AC)} < V_{DD} + 1.5 V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL(AC)} > -2 V$  (Pulse width less than  $t_{CYC}/2$ ). 19.  $T_{Power-up}$ : Assumes a linear ramp from 0 V to  $V_{DD(min)}$  within 200 ms. During this time  $V_{IL} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ . 20. Tested initially and after any design or process change that may affect these parameters.



### Capacitance

Parameter <sup>[21]</sup>	Description	Test Conditions	100-pin TQFP Package	165-ball FBGA Package	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	5	9	pF
C <sub>CLK</sub>	Clock input capacitance	V <sub>DD</sub> = 2.5 V, V <sub>DDQ</sub> = 2.5 V	5	9	рF
C <sub>I/O</sub>	Input/output capacitance		5	9	pF

### Thermal Resistance

Parameter <sup>[21]</sup>	Description	Test Conditions	100-pin TQFP Package	165-ball FBGA Package	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for	28.66	20.7	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)	measuring thermal impedance, per EIA/JESD51.	4.08	4.0	°C/W

### AC Test Loads and Waveforms

### Figure 4. AC Test Loads and Waveforms

### 2.5 V I/O Test Load





### **Switching Characteristics**

Over the Operating Range

Parameter <sup>[22, 23]</sup>	Department	-2	:00	-1	67	Ilmit
	Description	Min	Max	Min	Мах	Unit
t <sub>Power</sub> <sup>[24]</sup>	V <sub>CC</sub> (typical) to the first access read or write	1	-	1	-	ms
Clock						
t <sub>CYC</sub>	Clock cycle time	5	-	6	-	ns
F <sub>MAX</sub>	Maximum operating frequency	-	200	-	167	MHz
t <sub>CH</sub>	Clock HIGH	2.0	-	2.2	-	ns
t <sub>CL</sub>	Clock LOW	2.0	-	2.2	-	ns
Output Times						
t <sub>CO</sub>	Data output valid after CLK rise	_	3.0	-	3.4	ns
t <sub>EOV</sub>	OE LOW to output valid	_	3.0	-	3.4	ns
t <sub>DOH</sub>	Data output hold after CLK rise	1.3	-	1.3	-	ns
t <sub>CHZ</sub>	Clock to high Z <sup>[25, 26, 27]</sup>	_	3.0	-	3.4	ns
t <sub>CLZ</sub>	Clock to low Z <sup>[25, 26, 27]</sup>		-	1.3	-	ns
t <sub>EOHZ</sub>	OE HIGH to output high Z <sup>[25, 26, 27]</sup>	-	3.0	-	3.4	ns
t <sub>EOLZ</sub>	OE LOW to output low Z <sup>[25, 26, 27]</sup>	0	-	0	-	ns
Set-up Times						-1
t <sub>AS</sub>	Address set-up before CLK rise	1.4	-	1.5	-	ns
t <sub>DS</sub>	Data input set-up before CLK rise	1.4	-	1.5	-	ns
t <sub>CENS</sub>	CEN set-up before CLK rise	1.4	-	1.5	-	ns
t <sub>WES</sub>	WE, BW <sub>x</sub> set-up before CLK rise	1.4	-	1.5	-	ns
t <sub>ALS</sub>	ADV/LD set-up before CLK rise	1.4	-	1.5	-	ns
t <sub>CES</sub>	Chip select set-up	1.4	-	1.5	-	ns
Hold Times			•			
t <sub>AH</sub>	Address hold after CLK rise	0.4	-	0.5	-	ns
t <sub>DH</sub>	Data input hold after CLK rise		-	0.5	-	ns
t <sub>CENH</sub>	CEN hold after CLK rise	0.4	-	0.5	-	ns
t <sub>WEH</sub>	$\overline{\text{WE}}$ , $\overline{\text{BW}}_{x}$ hold after CLK rise	0.4	-	0.5	-	ns
t <sub>ALH</sub>	ADV/LD hold after CLK rise	0.4	-	0.5	-	ns
t <sub>CEH</sub>	Chip select hold after CLK rise	0.4	-	0.5	-	ns

Notes

Notes
22. Timing reference 1.25 V when V<sub>DDQ</sub> = 2.5 V.
23. Test conditions shown in (a) of Figure 4 on page 20 unless otherwise noted.
24. This part has a voltage regulator internally; t<sub>Power</sub> is the time power needs to be supplied above V<sub>DD(minimum)</sub> initially, before a read or write operation can be initiated.
25. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>EUZ</sub>, t<sub>EUZ</sub>, and t<sub>EOHZ</sub> are specified with AC test conditions shown in (b) of Figure 4 on page 20. Transition is measured ± 200 mV from steady-state voltage.
26. At any given voltage and temperature, t<sub>EOHZ</sub> are specified with AC test conditions shown in (b) of Figure 4 on page 20. Transition between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.

27. This parameter is sampled and not 100% tested.



### **Switching Waveforms**



Figure 5. Read/Write Cycle Timing <sup>[28, 29, 30]</sup>

#### Notes

28. For this waveform  $\underline{ZZ}$  is tied LOW. 29. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH.

30. Order of the Burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



### Switching Waveforms (continued)



#### Notes

- 31. For this waveform  $\underline{ZZ}$  is tied LOW. 32. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH. 33. The Ignore Clock Edge or Stall cycle (Clock 3) illustrated  $\overline{CEN}$  being used to create a pause. A write is not performed during this cycle
- 34. Device must be deselected when entering ZZ mode. See cycle description table for all possible signal conditions to deselect the device.
- 35. I/Os are in high Z when exiting ZZ sleep mode.



### **Ordering Information**

Cypress offers other versions of this type of product in different configurations and features. The following table contains only the list of parts that are currently available.

For a complete listing of all options, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products, or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
167	CY7C1370DV25-167AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1372DV25-167AXC			
	CY7C1370DV25-167BZC	51-85180	165-ball FBGA (13 × 15 × 1.4 mm)	
200	CY7C1370DV25-200AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1370DV25-200BZC	51-85180	165-ball FBGA (13 × 15 × 1.4 mm)	

### Ordering Code Definitions





### **Package Diagrams**



### Figure 8. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050



2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH

3. DIMENSIONS IN MILLIMETERS

51-85050 \*D



### Package Diagrams (continued)

Figure 9. 165-ball FBGA (13 × 15 × 1.4 mm) BB165D/BW165D (0.5 Ball Diameter) Package Outline, 51-85180



NDTES :

NUTES : SUDER PAD TYPE : NON-SOLDER MASK DEFINED (NSMD) JEDEC REFERENCE : MO-216 / ISSUE E PACKAGE CUDE : BBOAC/BWOAC PACKAGE WEIGHT : SEE CYPRESS PACKAGE MATERIAL DECLARATION DATASHEET (PMDD) POSTED ON THE CYPRESS WEB.

51-85180 \*F



## Acronyms

Acronym	Description			
CE	chip enable			
CEN	clock enable			
CMOS	complementary metal oxide semiconductor			
EIA	electronic industries alliance			
FBGA	fine-pitch ball grid array			
I/O	input/output			
JEDEC	joint electron devices engineering council			
JTAG	joint test action group			
LSB	least significant bit			
MSB	most significant bit			
NoBL	No Bus Latency			
OE	output enable			
SRAM	static random access memory			
TAP	test access port			
ТСК	test clock			
TDI	test data-in			
TDO	test data-out			
TMS	test mode select			
TQFP	thin quad flat pack			
TTL	transistor-transistor logic			
WE	write enable			

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	254509	See ECN	RKF	New data sheet.
*A	288531	See ECN	SYT	Updated Selection Guide (Removed 225 MHz frequency related information Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Edited description for non-compliance with 1149.1). Updated Electrical Characteristics (Removed 225 MHz frequency related information). Updated Switching Characteristics (Removed 225 MHz frequency related information). Updated Ordering Information (Added Pb-free information for 100-pin TQFF 119-ball BGA and 165-ball FBGA package) and added comment for 'Pb-fre BG packages availability' below the Ordering Information.
*В	326078	See ECN	PCI	Updated Pin Configurations (Address expansion pins/balls in the pinouts fo all packages are modified as per JEDEC standard). Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Updated TAP Instruction Set (Updated OVERVIEW (description), updated EXTEST (description), added EXTEST Output Bus Tri-State)). Updated Electrical Characteristics (Modified Test Conditions for V <sub>OL</sub> , V <sub>OH</sub> parameters). Updated Thermal Resistance (Changed $\Theta_{JA}$ and $\Theta_{JC}$ for 100-pin TQFP Package from 31 and 6 °C/W to 28.66 and 4.08 °C/W respectively, changed $\Theta_{JA}$ and $\Theta_{JC}$ for 119-ball BGA Package from 45 and 7 °C/W to 23.8 and 6.2 °C/W respectively, changed $\Theta_{JA}$ and $\Theta_{JC}$ for FBGA Package from 46 an 3 °C/W to 20.7 and 4.0 °C/W respectively). Updated Ordering Information (Updated part numbers) and removed comment for 'Pb-free BG packages availability' below the Ordering Information
*C	418125	See ECN	NXR	Changed status from Preliminary to Final. Changed address of Cypress Semiconductor Corporation from "3901 North First Street" to "198 Champion Court". Updated Electrical Characteristics (Changed the description of I <sub>X</sub> paramete from Input Load Current to Input Leakage Current, changed the minimum an maximum values of I <sub>X</sub> parameter (corresponding to Input Current of MODE from $-5 \mu$ A and 30 $\mu$ A to $-30 \mu$ A and 5 $\mu$ A, changed the minimum and maximu values of I <sub>X</sub> parameter (corresponding to Input current of ZZ) from $-30 \mu$ A and 5 $\mu$ A to $-5 \mu$ A and 30 $\mu$ A, updated Note 19). Updated Ordering Information (Updated part numbers).
*D	475677	See ECN	VKN	Updated TAP AC Switching Characteristics (Changed minimum values of $t_{TI}$ and $t_{TL}$ parameters from 25 ns to 20 ns, and maximum value of $t_{TDOV}$ parameter from 5 ns to 10 ns). Updated Maximum Ratings (Added the Maximum Rating for Supply Voltage on $V_{DDQ}$ Relative to GND). Updated Ordering Information (Updated part numbers).
*E	2897278	03/22/2010	NJY	Updated Ordering Information (Removed obsolete part numbers). Updated Package Diagrams.
*F	3031731	09/16/2010	NJY	Updated Ordering Information (Updated part numbers) and added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits and updated in new template
*G	3050869	10/07/2010	NJY	Updated Ordering Information (Removed CY7C1370DV25-167BZI, CY7C1370DV25-250AXC, and CY7C1370DV25-167AXI).
*H	3067198	10/20/2010	NJY	Updated Ordering Information (Updated part numbers).
*	3378887	09/21/2011	PRIT	Updated Package Diagrams.



# Document History Page (continued)

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
*J	3575766	04/10/2012	NJY / PRIT	Updated Features (Removed 250 MHz frequency related information, removed 119-ball BGA package related information). Updated Selection Guide (Removed 250 MHz frequency related information) Updated Pin Configurations (Removed 119-ball BGA package related information). Updated Scan Register Sizes (Removed 119-ball BGA package related information). Removed Boundary Scan Order (Corresponding to 119-ball BGA package). Updated Operating Range (Removed Industrial Temperature Range). Updated Electrical Characteristics (Removed 250 MHz frequency related information). Updated Capacitance (Removed 119-ball BGA package related information). Updated Thermal Resistance (Removed 119-ball BGA package related information). Updated Switching Characteristics (Removed 250 MHz frequency related information). Updated Switching Characteristics (Removed 250 MHz frequency related information). Updated Package Diagrams (Removed 119-ball BGA package related information).
*K	3753130	09/24/2012	PRIT	Updated Package Diagrams (spec 51-85180 (Changed revision from *E to *F)).



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05558 Rev. \*K

#### Revised September 24, 2012

Page 30 of 30

NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation. ZBT is a trademark of Integrated Device Technology, Inc. All products and company names mentioned in this document may be the trademarks of their respective holders.