

72-Mbit (2 M × 36) Flow-Through SRAM

Features

- Supports 133 MHz bus operations
- 2 M × 36 common I/O
- 3.3 V core power supply (V_{DD})
- 2.5 V or 3.3 V I/O supply (V_{DDQ})
- Fast clock to output time

 □ 6.5 ns (133 MHz version)
- Provide high performance 2-1-1-1 access rate
- User selectable burst counter supporting Intel[®] Pentium[®] interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self timed write
- Asynchronous output enable
- CY7C1481BV33 available in JEDEC standard Pb-free 100-pin TQFP, Pb-free and non Pb-free 165-ball FBGA package.
- IEEE 1149.1 JTAG compatible boundary scan
- ZZ sleep mode option

Functional Description

The CY7C1481BV33 is a 3.3 V, 2 M × 36 synchronous flow through SRAM designed to interface with high speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133 MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive edge triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address pipelining Chip Enable ($\overline{\text{CE}}_1$), depth expansion Chip Enables ($\overline{\text{CE}}_2$ and $\overline{\text{CE}}_3$), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables ($\overline{\text{BW}}_x$ and $\overline{\text{BWE}}$), and Global Write ($\overline{\text{GW}}$). Asynchronous inputs include the Output Enable ($\overline{\text{OE}}$) and the ZZ pin.

The CY7C1481BV33 enables either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses are initiated with the Processor Address Strobe (ADSP) or the cache Controller Address Strobe (ADSC) inputs. Address advancement is controlled by the Address Advancement (ADV) input.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

The CY7C1481BV33 operates from a +3.3 V core power supply while all outputs may operate with either a +2.5 or +3.3 V supply. All inputs and outputs are JEDEC standard JESD8-5 compatible.


Selection Guide

| Description | 133 MHz | Unit |
|------------------------------|---------|------|
| Maximum Access Time | 6.5 | ns |
| Maximum Operating Current | 335 | mA |
| Maximum CMOS Standby Current | 150 | mA |

Cypress Semiconductor Corporation
Document Number: 001-74857 Rev. *B



Logic Block Diagram - CY7C1481BV33





Contents


| Pin Configurations | 4 |
|---|----|
| Pin Definitions | |
| Functional Overview | |
| Single Read Accesses | |
| Single Write Accesses Initiated by ADSP | |
| Single Write Accesses Initiated by ADSC | |
| Burst Sequences | |
| Sleep Mode | |
| Interleaved Burst Address Table | |
| (MODE = Floating or V _{DD}) | 8 |
| Linear Burst Address Table (MODE = GND) | |
| ZZ Mode Electrical Characteristics | |
| Truth Table | |
| Truth Table for Read/Write | |
| IEEE 1149.1 Serial Boundary Scan (JTAG) | 11 |
| Disabling the JTAG Feature | |
| Test Access Port (TAP) | 11 |
| PERFORMING A TAP RESET | |
| TAP REGISTERS | 11 |
| TAP Instruction Set | 11 |
| TAP Controller State Diagram | 13 |
| TAP Controller Block Diagram | 14 |
| TAP Timing | 15 |
| TAP AC Switching Characteristics | |
| 3.3 V TAP AC Test Conditions | 16 |
| 3.3 V TAP AC Output Load Equivalent | |
| 2.5 V TAP AC Test Conditions | 16 |
| 2.5 V TAP AC Output Load Equivalent | 16 |

| I AP DC Electrical Characteristics and | |
|---|----|
| Operating Conditions | 16 |
| Identification Register Definitions | 17 |
| Scan Register Sizes | 17 |
| Identification Codes | 17 |
| Boundary Scan Exit Order | 18 |
| Maximum Ratings | |
| Operating Range | 19 |
| Electrical Characteristics | |
| Capacitance | 20 |
| Thermal Resistance | 20 |
| AC Test Loads and Waveforms | 21 |
| Switching Characteristics | 22 |
| Timing Diagrams | 23 |
| Ordering Information | 27 |
| Ordering Code Definitions | 27 |
| Package Diagrams | 28 |
| Acronyms | 30 |
| Document Conventions | 30 |
| Units of Measure | 30 |
| Document History Page | 31 |
| Sales, Solutions, and Legal Information | 32 |
| Worldwide Sales and Design Support | 32 |
| Products | |
| PSoC Solutions | 32 |
| | |



Pin Configurations

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout





Pin Configurations (continued)

Figure 2. 165-ball FBGA (15 \times 17 \times 1.4 mm) pinout

CY7C1481BV33 (2 M × 36)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---|------------------|--------|--------------------|-----------------------------------|-------------------|----------------|----------|----------|--------------------|--------|------------------|
| Α | NC/288M | Α | CE ₁ | $\overline{\text{BW}}_{\text{C}}$ | \overline{BW}_B | Œ ₃ | BWE | ADSC | ADV | Α | NC |
| В | NC/144M | Α | CE ₂ | \overline{BW}_D | \overline{BW}_A | CLK | GW | OE | ADSP | Α | NC/576M |
| С | DQP _C | NC | V_{DDQ} | V_{SS} | V_{SS} | V_{SS} | V_{SS} | V_{SS} | V_{DDQ} | NC/1G | DQP_B |
| D | DQ _C | DQ_C | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | DQ_B | DQ_B |
| E | DQ_C | DQ_C | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | DQ_B | DQ_B |
| F | DQ_C | DQ_C | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | DQ_B | DQ_B |
| G | DQ_C | DQ_C | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | DQ_B | DQ_B |
| Н | NC | NC | NC | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | NC | NC | ZZ |
| J | DQ_D | DQ_D | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | DQ_A | DQ_A |
| K | DQ_D | DQ_D | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | DQ_A | DQ_A |
| L | DQ_D | DQ_D | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | DQ_A | DQ_A |
| M | DQ_D | DQ_D | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | DQ_A | DQ_A |
| N | DQP _D | NC | V_{DDQ} | V_{SS} | NC | Α | NC | V_{SS} | V_{DDQ} | NC | DQP _A |
| Р | NC | Α | Α | Α | TDI | A1 | TDO | Α | Α | Α | Α |
| R | MODE | Α | Α | Α | TMS | A0 | TCK | Α | Α | Α | Α |



Pin Definitions

| Pin Name | I/O | Description |
|--|------------------------|---|
| A ₀ , A ₁ , A | Input- Synchronous | $Addres$ Inputs Used to Select One of the Address Locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and CE_1 , CE_2 , and CE_3 are sampled active. $A_{[1:0]}$ feed the 2-bit counter. |
| BW _A , BW _B , BW _C , BW _D | Input- Synchronous | Byte Write Select Inputs, Active LOW . Qualified with $\overline{\text{BWE}}$ to conduct byte writes to the SRAM. Sampled on the rising edge of CLK. |
| GW | Input- Synchronous | Global Write Enable Input, Active LOW. When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on BW_X and BWE). |
| CLK | Input- Clock | Clock Input. Captures all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW during a burst operation. |
| CE ₁ | Input- Synchronous | Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and CE_3 to select or deselect the device. ADSP is ignored if \overline{CE}_1 is HIGH. \overline{CE}_1 is sampled only when a new external address is loaded. |
| CE ₂ | Input- Synchronous | Chip Enable 2 Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select or deselect the device. $\overline{\text{CE}}_2$ is sampled only when a new external address is loaded. |
| CE ₃ | Input- Synchronous | Chip Enable 3 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and CE_2 to select or deselect the device. CE_3 is sampled only when a new external address is loaded. |
| ŌĒ | Input- Asynchronous | Output Enable, Asynchronous Input, Active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state. |
| ADV | Input- Synchronous | Advance Input Signal, Sampled on the Rising Edge of CLK. When asserted, it automatically increments the address in a burst cycle. |
| ADSP | Input- Synchronous | Address Strobe from Processor, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1:0]}$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE_1 is deasserted HIGH. |
| ADSC | Input- Synchronous | Address Strobe from Controller, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A _[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. |
| BWE | Input- Synchronous | Byte Write Enable Input, Active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write. |
| ZZ | | ZZ "Sleep" Input, Active HIGH . When asserted HIGH, places the device in a non time-critical "sleep" condition with data integrity preserved. For normal operation, this pin must be LOW or left floating. ZZ pin has an internal pull down. |
| DQ_S | I/O- Synchronous | Bidirectional Data I/O Lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the ad <u>dresses</u> presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\text{OE}}$. When $\overline{\text{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, $\overline{\text{DQ}}_{\text{S}}$ and $\overline{\text{DQP}}_{\text{X}}$ are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{\text{OE}}$. |
| DQP _X | I/O- Synchronous | Bidirectional Data Parity I/O Lines. Functionally, these signals are identical to DQ_s . During write sequences, DQP_x is controlled by \overline{BW}_X correspondingly. |
| MODE | Input-Static | Selects Burst Order . When tied to GND, selects linear burst sequence. When tied to V_{DD} or left floating, selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode Pin has an internal pull up. |



Pin Definitions (continued)

| Pin Name | I/O | Description |
|---------------------------------|---------------------|---|
| V_{DD} | Power Supply | Power Supply Inputs to the Core of the Device. |
| V_{DDQ} | I/O Power Supply | Power Supply for the I/O Circuitry. |
| V_{SS} | Ground | Ground for the Core of the Device. |
| V _{SSQ} ^[1] | I/O Ground | Ground for the I/O Circuitry. |
| TDO | | Serial Data-Out to the JTAG Circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not used, this pin must be left unconnected. This pin is not available on TQFP packages. |
| TDI | Input | Serial Data-In to the JTAG Circuit . Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be left floating or connected to V _{DD} through a pull up resistor. This pin is not available on TQFP packages. |
| TMS | | Serial Data-In to the JTAG Circuit . Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to V _{DD} . This pin is not available on TQFP packages. |
| TCK | JTAG Clock | Clock Input to the JTAG Circuit. If the JTAG feature is not used, this pin must be connected to V_{SS} . This pin is not available on TQFP packages. |
| NC | | No Connects . Not internally connected to the die. 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die. |

Note
1. Applicable for TQFP package. For BGA package V_{SS} serves as ground for the core and the I/O circuitry.



Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CDV}) is 6.5 ns (133 MHz device).

The CY7C1481BV33 supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable and is determined by sampling the MODE input. Accesses are initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A 2-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BWX) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self timed write circuitry.

Three synchronous Chip Selects $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous Output Enable (\overline{OE}) provide easy bank selection and output tri-state control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

A single read access is initiated when the <u>following</u> conditions are satisfied at <u>clock rise</u>: (1) $\overline{CE_1}$, $\overline{CE_2}$, and $\overline{CE_3}$ are all asserted active, and (2) \overline{ADSP} or \overline{ADSC} is asserted LOW (if the access is initiated by \overline{ADSC} , the write inputs must be deasserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst counter/control logic. It is then presented to the memory core. If the \overline{OE} input is asserted LOW, the requested data is available at the data outputs a maximum to $t_{\overline{CDV}}$ after clock rise. \overline{ADSP} is ignored if $\overline{CE_1}$ is HIGH.

Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1) CE₁, CE₂, CE₃ are all asserted active, and (2) ADSP is asserted LOW. The addresses presented are loaded into the address register and the burst inputs (GW, BWE, and BW_X) are ignored during this first clock cycle. If the write inputs are asserted active (see Truth Table for Read/Write on page 10 for appropriate states that indicate a write) on the next clock rise, the appropriate data is latched and written into the device. The device allows byte writes. All I/Os are tri-stated during a byte write. Because this is a common I/O device, the asynchronous $\overline{\text{OE}}$ input signal must be deasserted and the I/Os must be tri-stated prior to the presentation of data to DQ_s. As a safety precaution, the data lines are tri-stated after a write cycle is detected, regardless of the state of $\overline{\text{OE}}$.

Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at clock rise: (1) $\overline{CE_1}$, $\overline{CE_2}$, and $\overline{CE_3}$ are all asserted active, (2) ADSC is asserted LOW, (3) ADSP is deasserted

HIGH, and (4) the write input signals (\overline{GW} , \overline{BWE} , and \overline{BWX}) indicate a write access. \overline{ADSC} is ignored if \overline{ADSP} is active LOW.

The addresses presented are loaded into the address register and the burst counter/control logic and delivered to the memory core. The information presented to DQ_S is written into the specified address location. The device allows byte writes. All I/Os are tri-stated when a write is detected, even a byte write. Because this is a common I/O device, the asynchronous OE input signal must be deasserted and the I/Os must be tri-stated before the data is presented to $\mathsf{DQ}_\mathsf{S}.$ As a safety precaution, the data lines are $\mathsf{tri}\text{-stated}$ after a write cycle is detected, regardless of the state of $\mathsf{OE}.$

Burst Sequences

The CY7C1481BV33 provides an on-chip 2-bit wraparound burst counter inside the SRAM. The burst counter is fed by A[1:0], and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE selects a linear burst sequence. A HIGH on MODE selects an interleaved burst order. Leaving MODE unconnected causes the device to default to an interleaved burst sequence.

Sleep Mode

The ZZ input pin is asynchronous. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed.

Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed.

The device must be deselected before entering the "sleep" mode. CE_1 , CE_2 , CE_3 , ADSP, and ADSC must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Interleaved Burst Address Table (MODE = Floating or V_{DD})

| First Address A1:A0 | Second Address A1:A0 | Third Address A1:A0 | Fourth Address A1:A0 |
|---------------------------|----------------------------|---------------------------|----------------------------|
| 00 | 01 | 10 | 11 |
| 01 | 00 | 11 | 10 |
| 10 | 11 | 00 | 01 |
| 11 | 10 | 01 | 00 |

Linear Burst Address Table (MODE = GND)

| First Address A1:A0 | Second Address A1:A0 | Third Address A1:A0 | Fourth Address A1:A0 | | |
|---------------------------|----------------------------|---------------------------|----------------------------|--|--|
| 00 | 01 | 10 | 11 | | |
| 01 | 10 | 11 | 00 | | |
| 10 | 11 | 00 | 01 | | |
| 11 | 00 | 01 | 10 | | |



ZZ Mode Electrical Characteristics

| Parameter | Description | Test Conditions | Min | Max | Unit |
|--------------------|-----------------------------------|---------------------------------|-------------------|-------------------|------|
| I_{DDZZ} | Sleep mode standby current | $ZZ \ge V_{DD} - 0.2 \text{ V}$ | - | 150 | mA |
| t _{ZZS} | Device operation to ZZ | $ZZ \ge V_{DD} - 0.2 \text{ V}$ | - | 2t _{CYC} | ns |
| t _{ZZREC} | ZZ recovery time | ZZ ≤ 0.2 V | 2t _{CYC} | - | ns |
| t_{ZZI} | ZZ active to sleep current | This parameter is sampled | - | 2t _{CYC} | ns |
| t _{RZZI} | ZZ inactive to exit sleep current | This parameter is sampled | 0 | - | ns |

Truth Table

The truth table for CY7C1481BV33 follows. [2, 3, 4, 5, 6]

| Cycle Description | Address Used | CE ₁ | CE ₂ | CE ₃ | ZZ | ADSP | ADSC | ADV | WRITE | OE | CLK | DQ |
|------------------------------|--------------|-----------------|-----------------|-----------------|----|------|------|-----|-------|----|-----|-----------|
| Deselected Cycle, Power Down | None | Н | Х | Х | L | Х | L | Х | Х | Χ | L–H | Tri-State |
| Deselected Cycle, Power Down | None | L | L | Х | L | L | Х | Х | Х | Χ | L–H | Tri-State |
| Deselected Cycle, Power Down | None | L | Х | Н | L | L | Х | Χ | Х | Χ | L–H | Tri-State |
| Deselected Cycle, Power Down | None | L | L | Х | L | Н | L | Χ | Х | Χ | L–H | Tri-State |
| Deselected Cycle, Power Down | None | Х | Х | Х | L | Н | L | Χ | Х | Χ | L–H | Tri-State |
| Sleep Mode, Power Down | None | Х | Х | Х | Н | Х | Х | Χ | Х | Χ | Х | Tri-State |
| Read Cycle, Begin Burst | External | L | Н | L | L | L | Х | Χ | Х | L | L–H | Q |
| Read Cycle, Begin Burst | External | L | Н | L | L | L | Х | Χ | Х | Н | L–H | Tri-State |
| Write Cycle, Begin Burst | External | L | Н | L | L | Н | L | Χ | L | Χ | L–H | D |
| Read Cycle, Begin Burst | External | L | Н | L | L | Н | L | Χ | Н | L | L–H | Q |
| Read Cycle, Begin Burst | External | L | Н | L | L | Н | L | Χ | Н | Н | L–H | Tri-State |
| Read Cycle, Continue Burst | Next | Χ | Χ | Χ | L | Н | Н | L | Н | L | L–H | Q |
| Read Cycle, Continue Burst | Next | Χ | Х | Х | L | Н | Н | L | Н | Н | L–H | Tri-State |
| Read Cycle, Continue Burst | Next | Н | Х | Х | L | Х | Н | L | Н | L | L–H | Q |
| Read Cycle, Continue Burst | Next | Н | Х | Х | L | Х | Н | L | Н | Н | L–H | Tri-State |
| Write Cycle, Continue Burst | Next | Χ | Χ | Χ | L | Н | Н | L | L | Χ | L–H | D |
| Write Cycle, Continue Burst | Next | Н | Х | Х | L | Х | Н | L | L | Χ | L–H | D |
| Read Cycle, Suspend Burst | Current | Χ | Х | Х | L | Н | Н | Н | Н | L | L–H | Q |
| Read Cycle, Suspend Burst | Current | Х | Х | Х | L | Н | Н | Н | Н | Н | L–H | Tri-State |
| Read Cycle, Suspend Burst | Current | Н | Χ | Χ | L | Х | Н | Н | Н | L | L–H | Q |
| Read Cycle, Suspend Burst | Current | Н | Х | Х | L | Х | Н | Н | Н | Н | L–H | Tri-State |
| Write Cycle, Suspend Burst | Current | Х | Х | Х | L | Н | Н | Н | L | Χ | L–H | D |
| Write Cycle, Suspend Burst | Current | Н | Х | Х | L | Х | Н | Н | L | Χ | L–H | D |

Notes

X = Do Not Care, H = Logic HIGH, L = Logic LOW.
 WRITE = L when any one or more byte write enable signals and BWE = L or GW = L. WRITE = H when all byte write enable signals, BWE, GW = H.
 The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BWy. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to enable the outputs to tri-state. OE is a do not care for the remainder of the write cycle.
 OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when OE is inactive or when the device is deselected, and all data bits behave as outputs when OE is active (LOW).



Truth Table for Read/Write

The read-write truth table for CY7C1481BV33 follows. [7, 8]

| Function (CY7C1481BV33) | GW | BWE | BW _D | BW _C | BW _B | BW _A |
|---|----|-----|-----------------|-----------------|-----------------|-----------------|
| Read | Н | Н | Х | Х | Х | Х |
| Read | Н | L | Н | Н | Н | Н |
| Write Byte A (DQ _A , DQP _A) | Н | L | Н | Н | Н | L |
| Write Byte B(DQ _B , DQP _B) | Н | L | Н | Н | L | Н |
| Write Bytes A, B (DQ _A , DQ _B , DQP _A , DQP _B) | Н | L | Н | Н | L | L |
| Write Byte C (DQ _C , DQP _C) | Н | L | Н | L | Н | Н |
| Write Bytes C, A (DQ _C , DQ _A , DQP _C , DQP _A) | Н | L | Н | L | Н | L |
| Write Bytes C, B (DQ _C , DQ _B , DQP _C , DQP _B) | Н | L | Н | L | L | Н |
| Write Bytes C, B, A (DQ _C , DQ _B , DQ _A , DQP _C , DQP _B , DQP _A) | Н | L | Н | L | L | L |
| Write Byte D (DQ _D , DQP _D) | Н | L | L | Н | Н | Н |
| Write Bytes D, A (DQ _D , DQ _A , DQP _D , DQP _A) | Н | L | L | Н | Н | L |
| Write Bytes D, B (DQ _D , DQ _A , DQP _D , DQP _A) | Н | L | L | Н | L | Н |
| Write Bytes D, B, A (DQ_D , DQ_B , DQ_{A_1} , DQP_D , DQP_B , DQP_A) | Н | L | L | Н | L | L |
| Write Bytes D, B (DQ _D , DQ _B , DQP _D , DQP _B) | Н | L | L | L | Н | Н |
| Write Bytes D, B, A (DQ_D , DQ_C , DQ_{A_i} , DQP_D , DQP_C , DQP_A) | Н | L | L | L | Н | L |
| Write Bytes D, C, A (DQ_D , DQ_B , DQ_{A_i} , DQP_D , DQP_B , DQP_A) | Н | L | L | L | L | Н |
| Write All Bytes | Н | L | L | L | L | L |
| Write All Bytes | L | Х | Х | Х | Х | Х |

Notes
7. X = Do Not Care, H = Logic HIGH, L = Logic LOW.
8. Table only includes a partial listing of the byte write combinations. Any combination of BW_X is valid. An appropriate write is performed based on which byte write is active.



IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1481BV33 incorporates a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1481BV33 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, tie TCK LOW (V_{SS}) to prevent device clocking. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to V_{DD} through a pull up resistor. TDO must be left unconnected. At power up, the device comes up in a reset state, which does not interfere with the operation of the device.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input gives commands to the TAP controller and is sampled on the rising edge of TCK. You can leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI ball serially inputs information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram on page 13. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

Test Data-Out (TDO)

The TDO output ball serially clocks data-out from the registers. Whether the output is active depends on the current state of the TAP state machine (see Identification Codes on page 17). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

To perform a RESET, force TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a High Z state.

TAP Registers

Registers are connected between the TDI and TDO balls to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls, as shown in the TAP Controller Block Diagram on page 14. At power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that is placed between the TDI and TDO balls. This shifts the data through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM. The × 36 configuration has a 73-bit long register.

The boundary scan register is loaded with the contents of the RAM IO ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions are used to capture the contents of the I/O ring.

The Boundary Scan Exit Order on page 18 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 17.

TAP Instruction Set

Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Identification Codes on page 17. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.



The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction that is executed whenever the instruction register is loaded with all zeros. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-zero instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction is loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High Z state.

IDCODE

The IDCODE instruction loads a vendor specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO balls and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is in a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1 compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register.

Be aware that the TAP controller clock only operates at a frequency up to 10 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output may undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that may be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold time (t_{CS} plus t_{CH}).

The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO balls.

Note that because the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction has the same effect as the Pause-DR command.

BYPASS


When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




TAP Controller State Diagram



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.



TAP Controller Block Diagram






TAP Timing

Figure 3 shows the TAP timing diagram.

Figure 3. TAP Timing



TAP AC Switching Characteristics

Over the Operating Range

| Description | Min | Max | Unit |
|-------------------------------|--|--|--|
| | • | | |
| TCK Clock Cycle Time | 50 | - | ns |
| TCK Clock Frequency | - | 20 | MHz |
| TCK Clock HIGH Time | 20 | - | ns |
| TCK Clock LOW Time | 20 | - | ns |
| | • | • | • |
| TCK Clock LOW to TDO Valid | - | 10 | ns |
| TCK Clock LOW to TDO Invalid | 0 | - | ns |
| | • | • | • |
| TMS Setup to TCK Clock Rise | 5 | _ | ns |
| TDI Setup to TCK Clock Rise | 5 | - | ns |
| Capture Setup to TCK Rise | 5 | - | ns |
| | • | • | • |
| TMS hold after TCK Clock Rise | 5 | - | ns |
| TDI Hold after Clock Rise | 5 | _ | ns |
| Capture Hold after Clock Rise | 5 | _ | ns |
| | TCK Clock Cycle Time TCK Clock Frequency TCK Clock HIGH Time TCK Clock LOW Time TCK Clock LOW to TDO Valid TCK Clock LOW to TDO Invalid TMS Setup to TCK Clock Rise TDI Setup to TCK Clock Rise Capture Setup to TCK Rise TMS hold after TCK Clock Rise TDI Hold after Clock Rise | TCK Clock Cycle Time 50 TCK Clock Frequency TCK Clock HIGH Time 20 TCK Clock LOW Time 20 TCK Clock LOW to TDO Valid TCK Clock LOW to TDO Invalid 0 TMS Setup to TCK Clock Rise 5 TDI Setup to TCK Clock Rise 5 Capture Setup to TCK Rise 5 TMS hold after TCK Clock Rise 5 TDI Hold after Clock Rise 5 | TCK Clock Cycle Time 50 - TCK Clock Frequency - 20 TCK Clock HIGH Time 20 - TCK Clock LOW Time 20 - TCK Clock LOW to TDO Valid - 10 TCK Clock LOW to TDO Invalid 0 - TMS Setup to TCK Clock Rise 5 - TDI Setup to TCK Clock Rise 5 - Capture Setup to TCK Rise 5 - TMS hold after TCK Clock Rise 5 - TDI Hold after Clock Rise 5 - |

Notes


^{9.} t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register. 10. Test conditions are specified using the load in TAP AC test Conditions. $t_R/t_F = 1$ ns.



3.3 V TAP AC Test Conditions

| Input pulse levels | V _{SS} to 3.3 V |
|--------------------------------------|--------------------------|
| Input rise and fall times | 1 ns |
| Input timing reference levels | 1.5 V |
| Output reference levels | 1.5 V |
| Test load termination supply voltage | 1.5 V |


3.3 V TAP AC Output Load Equivalent



2.5 V TAP AC Test Conditions

| Input pulse levels | V _{SS} to 2.5 V |
|--------------------------------------|--------------------------|
| Input rise and fall time | 1 ns |
| Input timing reference levels | 1.25 V |
| Output reference levels | 1.25 V |
| Test load termination supply voltage | 1.25 V |

2.5 V TAP AC Output Load Equivalent



TAP DC Electrical Characteristics and Operating Conditions

(0 °C < T_A < +70 °C; V_{DD} = 3.135 V to 3.6 V unless otherwise noted)

| Parameter [11] | Desci | ription | Conditions | Min | Max | Unit |
|------------------|---------------------|--------------------------------|--------------------------|------|----------------|------|
| V _{OH1} | Output HIGH Voltage | I _{OH} = -4.0 mA | V _{DDQ} = 3.3 V | 2.4 | - | V |
| | | $I_{OH} = -1.0 \text{ mA}$ | V _{DDQ} = 2.5 V | 2.0 | - | V |
| V _{OH2} | Output HIGH Voltage | I _{OH} = -100 μA | V _{DDQ} = 3.3 V | 2.9 | - | V |
| | | | $V_{DDQ} = 2.5 V$ | 2.1 | - | V |
| V _{OL1} | Output LOW Voltage | I _{OL} = 8.0 mA | V _{DDQ} = 3.3 V | _ | 0.4 | V |
| | | I _{OL} = 1.0 mA | V _{DDQ} = 2.5 V | _ | 0.4 | V |
| V _{OL2} | Output LOW Voltage | I _{OL} = 100 μA | V _{DDQ} = 3.3 V | _ | 0.2 | V |
| | | | $V_{DDQ} = 2.5 V$ | _ | 0.2 | V |
| V _{IH} | Input HIGH Voltage | | V _{DDQ} = 3.3 V | 2.0 | $V_{DD} + 0.3$ | V |
| | | | $V_{DDQ} = 2.5 V$ | 1.7 | $V_{DD} + 0.3$ | V |
| V _{IL} | Input LOW Voltage | | V _{DDQ} = 3.3 V | -0.3 | 0.8 | V |
| | | | $V_{DDQ} = 2.5 V$ | -0.3 | 0.7 | V |
| I _X | Input Load Current | $GND \leq V_{IN} \leq V_{DDQ}$ | | -5 | 5 | μA |

^{11.} All voltages refer to V_{SS} (GND).



Identification Register Definitions

Bit# 24 is "1" in the ID Register definitions for both 2.5 V and 3.3 V versions of the device.

| Instruction Field | CY7C1481BV33 (2 M × 36) | Description | |
|------------------------------------|----------------------------|--|--|
| Revision Number (31:29) | 000 | Describes the version number | |
| Device Depth (28:24) | 01011 | Reserved for internal use | |
| Architecture/Memory Type (23:18) | 000001 | Defines memory type and architecture | |
| Bus Width/Density (17:12) | 100100 | Defines width and density | |
| Cypress JEDEC ID Code (11:1) | 00000110100 | Enables unique identification of SRAM vendor | |
| ID Register Presence Indicator (0) | 1 | Indicates the presence of an ID register | |

Scan Register Sizes

| Register Name | Bit Size (× 36) |
|-------------------------------------|-----------------|
| Instruction Bypass | 3 |
| Bypass | 1 |
| ID | 32 |
| Boundary Scan Order – 165-ball FBGA | 73 |

Identification Codes

| Instruction | Code | Description |
|----------------|------|--|
| EXTEST | 000 | Captures I/O ring contents. |
| IDCODE | 001 | Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations. |
| SAMPLE Z | 010 | Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High Z state. |
| RESERVED | 011 | Do Not Use: This instruction is reserved for future use. |
| SAMPLE/PRELOAD | 100 | Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation. |
| RESERVED | 101 | Do Not Use: This instruction is reserved for future use. |
| RESERVED | 110 | Do Not Use: This instruction is reserved for future use. |
| BYPASS | 111 | Places the bypass register between TDI and TDO. This operation does not affect SRAM operations. |

Document Number: 001-74857 Rev. *B



Boundary Scan Exit Order

(2 M × 36)

| Bit # | 165-ball ID | |
|-------|-------------|--|
| 1 | C1 | |
| 2 | D1 | |
| 3 | E1 | |
| 4 | D2 | |
| 5 | E2 | |
| 6 | F1 | |
| 7 | G1 | |
| 8 | F2 | |
| 9 | G2 | |
| 10 | J1 | |
| 11 | K1 | |
| 12 | L1 | |
| 13 | J2 | |
| 14 | M1 | |
| 15 | N1 | |
| 16 | K2 | |
| 17 | L2 | |
| 18 | M2 | |
| 19 | R1 | |
| 20 | R2 | |

| Bit# | 165-ball ID | |
|------|-------------|--|
| 21 | R3 | |
| 22 | P2 | |
| 23 | R4 | |
| 24 | P6 | |
| 25 | R6 | |
| 26 | N6 | |
| 27 | P11 | |
| 28 | R8 | |
| 29 | P3 | |
| 30 | P4 | |
| 31 | P8 | |
| 32 | P9 | |
| 33 | P10 | |
| 34 | R9 | |
| 35 | R10 | |
| 36 | R11 | |
| 37 | N11 | |
| 38 | M11 | |
| 39 | L11 | |
| 40 | M10 | |

| Bit# | 165-ball ID | |
|------|-------------|--|
| 41 | L10 | |
| 42 | K11 | |
| 43 | J11 | |
| 44 | K10 | |
| 45 | J10 | |
| 46 | H11 | |
| 47 | G11 | |
| 48 | F11 | |
| 49 | E11 | |
| 50 | D10 | |
| 51 | D11 | |
| 52 | C11 | |
| 53 | G10 | |
| 54 | F10 | |
| 55 | E10 | |
| 56 | A10 | |
| 57 | B10 | |
| 58 | A9 | |
| 59 | B9 | |
| 60 | A8 | |
| | | |

| Bit # | 165-ball ID | |
|-------|-------------|--|
| 61 | B8 | |
| 62 | A7 | |
| 63 | B7 | |
| 64 | B6 | |
| 65 | A6 | |
| 66 | B5 | |
| 67 | A5 | |
| 68 | A4 | |
| 69 | B4 | |
| 70 | В3 | |
| 71 | A3 | |
| 72 | A2 | |
| 73 | B2 | |



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature-65 °C to +150 °C Ambient Temperature with Power Applied55 °C to +125 °C Supply Voltage on V_{DD} Relative to GND-0.3 V to +4.6 V Supply Voltage on V_{DDQ} Relative to GND –0.3 V to + V_{DD}

DC Voltage Applied to Outputs

in Tri-State-0.5 V to V_{DDQ} + 0.5 V

| DC Input Voltage | –0.5 V to V _{DD} + 0.5 V |
|---|-----------------------------------|
| Current into Outputs (LOW) | 20 mA |
| Static Discharge Voltage (MIL-STD-883, Method 3015) | >2001 V |
| Latch Up Current | >200 mA |

Operating Range

| Range | Ambient Temperature | V _{DD} | V _{DDQ} |
|------------|------------------------|-----------------|------------------|
| Commercial | 0 °C to +70 °C | | 2.5 V – 5% to |
| Industrial | –40 °C to +85 °C | + 10% | V_{DD} |

Electrical Characteristics

Over the Operating Range

| Parameter [12, 13] | Description | Test Conditions | | Min | Max | Unit |
|---------------------------------|--|--|--------------------------|------------|-------------------------|------|
| V_{DD} | Power Supply Voltage | | | 3.135 | 3.6 | V |
| V_{DDQ} | IO Supply Voltage | Supply Voltage For 3.3 V I/O | | 3.135 | V_{DD} | V |
| | | For 2.5 V I/O | | 2.375 | 2.625 | V |
| V _{OH} | Output HIGH Voltage | For 3.3 V I/O, I _{OH} = -4.0 mA | | 2.4 | _ | V |
| | | For 2.5 V I/O, I _{OH} = -1.0 mA | | 2.0 | _ | V |
| V _{OL} | Output LOW Voltage | For 3.3 V I/O, I _{OL} = 8.0 mA | | - | 0.4 | V |
| | | For 2.5 V I/O, I _{OL} = 1.0 mA | | - | 0.4 | V |
| V _{IH} | Input HIGH Voltage ^[12] | For 3.3 V I/O | | 2.0 | V _{DD} + 0.3 V | V |
| | | For 2.5 V I/O | | 1.7 | V _{DD} + 0.3 V | V |
| V_{IL} | Input LOW Voltage ^[12] | For 3.3 V I/O | | -0.3 | 8.0 | V |
| | | For 2.5 V I/O | | -0.3 | 0.7 | V |
| I _X | Input Leakage Current Except ZZ and MODE | $GND \leq V_I \leq V_{DDQ}$ | | – 5 | 5 | μА |
| | Input Current of MODE | Input = V _{SS} | | -30 | _ | μΑ |
| | | Input = V _{DD} | | - | 5 | μΑ |
| | Input Current of ZZ | Input = V _{SS} | | - 5 | _ | μΑ |
| | | Input = V _{DD} | | - | 30 | μΑ |
| I _{OZ} | Output Leakage Current | $GND \le V_I \le V_{DD_i}$ Output Disabled | | - 5 | 5 | μΑ |
| I _{DD} ^[14] | V _{DD} Operating Supply Current | V_{DD} = Max, I_{OUT} = 0 mA, f = f_{MAX} = 1/ t_{CYC} | 7.5 ns cycle, 133 MHz | - | 335 | mA |
| I _{SB1} | Automatic CE Power Down Current – TTL Inputs | $\begin{array}{ll} \text{Max V}_{DD}, \text{ Device Deselected,} \\ \text{V}_{IN} \geq \text{V}_{IH} \text{ or V}_{IN} \leq \text{V}_{IL}, \text{ f = f}_{MAX}, \\ \text{inputs switching} \end{array} \label{eq:power_loss} \begin{array}{ll} 7.5 \text{ ns cycle,} \\ 133 \text{ MHz} \end{array}$ | | _ | 200 | mA |
| I _{SB2} | Automatic CE Power Down Current – CMOS Inputs | $\begin{array}{l} \text{Max V}_{DD}, \text{ Device Deselected,} \\ \text{V}_{IN} \geq \text{V}_{DD} - 0.3 \text{ V or V}_{IN} \leq 0.3 \text{ V,} \\ \text{f} = 0, \text{ inputs static} \end{array} \begin{array}{l} 7.5 \text{ ns cycle,} \\ 133 \text{ MHz} \end{array}$ | | _ | 150 | mA |
| I _{SB3} | Automatic CE Power Down Current – CMOS Inputs | | | _ | 200 | mA |
| I _{SB4} | Automatic CE Power Down Current – TTL Inputs | $\begin{array}{l} \text{Max V}_{\text{DD}}, \text{ Device Deselected,} \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{DD}} - 0.3 \text{ V or V}_{\text{IN}} \leq 0.3 \text{ V,} \\ \text{f = 0, inputs static} \end{array}$ | | _ | 165 | mA |

^{12.} Overshoot: $V_{IL(AC)} < V_{DD}$ +1.5 V (pulse width less than $t_{CYC}/2$). Undershoot: $V_{IL(AC)} > -2$ V (pulse width less than $t_{CYC}/2$). 13. $T_{Power-up}$: assumes a linear ramp from 0 V to $V_{DD(minimum)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$. 14. The operation current is calculated with 50% read cycle and 50% write cycle.



Capacitance

| Parameter [15] | Description | Test Conditions | 100-pin TQFP Max | 165-ball FBGA Max | Unit |
|----------------------|---------------------------|---|---------------------|----------------------|------|
| C _{ADDRESS} | | T _A = 25 °C, f = 1 MHz, | 6 | 6 | pF |
| C _{DATA} | Data Input Capacitance | $V_{DD} = 3.3 \text{ V}, V_{DDQ} = 2.5 \text{ V}$ | 5 | 5 | pF |
| C _{CTRL} | Control Input Capacitance | | 8 | 8 | pF |
| C _{CLK} | Clock Input Capacitance | | 6 | 6 | pF |
| C _{IO} | Input/Output Capacitance | | 5 | 5 | pF |

Thermal Resistance

| Parameter [15] | Description | Test Conditions | 100-pin TQFP Package | 165-ballFBGA Package | Unit |
|-------------------|--|---|-------------------------|-------------------------|------|
| Θ_{JA} | Thermal Resistance (Junction to Ambient) | Test conditions follow standard test methods and procedures for measuring | | 16.3 | °C/W |
| $\Theta_{\sf JC}$ | Thermal Resistance (Junction to Case) | thermal impedance, per EIA/JESD51. | 2.28 | 2.1 | °C/W |


Note15. Tested initially and after any design or process change that may affect these parameters.




AC Test Loads and Waveforms

Figure 4. AC Test Loads and Waveforms

3.3V IO Test Load



2.5V IO Test Load





Switching Characteristics

Over the Operating Range

| Parameter [16, 17] | Description | 133 | 133 MHz | | |
|--------------------|---|----------|---------|------|--|
| Parameter [10, 11] | Description | Min | Max | Unit | |
| t _{POWER} | V _{DD} (typical) to the First Access ^[18] | 1 | _ | ms | |
| Clock | | <u>.</u> | | | |
| t _{CYC} | Clock Cycle Time | 7.5 | - | ns | |
| t _{CH} | Clock HIGH | 2.5 | - | ns | |
| t _{CL} | Clock LOW | 2.5 | - | ns | |
| Output Times | | · | | | |
| t _{CDV} | Data Output Valid After CLK Rise | - | 6.5 | ns | |
| t _{DOH} | Data Output Hold After CLK Rise | 2.5 | - | ns | |
| t _{CLZ} | Clock to Low Z [19, 20, 21] | 3.0 | _ | ns | |
| t _{CHZ} | Clock to High Z [19, 20, 21] | - | 3.8 | ns | |
| t _{OEV} | OE LOW to Output Valid | - | 3.0 | ns | |
| t _{OELZ} | OE LOW to Output Low Z [19, 20, 21] | 0 | _ | ns | |
| t _{OEHZ} | OE HIGH to Output High Z [19, 20, 21] | - | 3.0 | ns | |
| Setup Times | | <u>.</u> | | | |
| t _{AS} | Address Setup Before CLK Rise | 1.5 | _ | ns | |
| t _{ADS} | ADSP, ADSC Setup Before CLK Rise | 1.5 | _ | ns | |
| t _{ADVS} | ADV Setup Before CLK Rise | 1.5 | _ | ns | |
| t _{WES} | GW, BWE, BW _X Setup Before CLK Rise | 1.5 | _ | ns | |
| t _{DS} | Data Input Setup Before CLK Rise | 1.5 | _ | ns | |
| t _{CES} | Chip Enable Setup | 1.5 | _ | ns | |
| Hold Times | | <u>.</u> | | | |
| t _{AH} | Address Hold After CLK Rise | 0.5 | _ | ns | |
| t _{ADH} | ADSP, ADSC Hold After CLK Rise | 0.5 | _ | ns | |
| t _{WEH} | GW, BWE, BW _X Hold After CLK Rise | 0.5 | _ | ns | |
| t _{ADVH} | ADV Hold After CLK Rise | 0.5 | _ | ns | |
| t _{DH} | Data Input Hold After CLK Rise | 0.5 | _ | ns | |
| t _{CEH} | Chip Enable Hold After CLK Rise | 0.5 | _ | ns | |

Notes

^{16.} Timing reference level is 1.5 V when V_{DDQ} = 3.3 V and is 1.25 V when V_{DDQ} = 2.5 V. 17. Test conditions shown in (a) of Figure 4 on page 21 unless otherwise noted.

^{18.} This part has an internal voltage regulator; t_{POWER} is the time that the power is supplied above V_{DD(minimum)} initially, before a read or write operation can be initiated.

19. t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of Figure 4 on page 21. Transition is measured ±200 mV from steady-state voltage.


20. At any supplied voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. The device is designed to achieve High Z before Low Z under the same system conditions.

^{21.} This parameter is sampled and not 100% tested.



Timing Diagrams

Figure 5. Read Cycle Timing [22]




Note
22. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH, and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH, \overline{CE}_2 is LOW, or \overline{CE}_3 is HIGH.



Timing Diagrams (continued)

Figure 6. Write Cycle Timing [23, 24]




Notes 23. On this diagram, when $\overline{\text{CE}}$ is LOW: $\overline{\text{CE}}_1$ is LOW, CE₂ is HIGH, and $\overline{\text{CE}}_3$ is LOW. When $\overline{\text{CE}}$ is HIGH: $\overline{\text{CE}}_1$ is HIGH, CE₂ is LOW, or $\overline{\text{CE}}_3$ is HIGH. 24. Full width write can be initiated by either $\overline{\text{GW}}$ LOW; or by $\overline{\text{GW}}$ HIGH, $\overline{\text{BWE}}$ LOW, and $\overline{\text{BW}}_X$ LOW.



Timing Diagrams (continued)

Figure 7. Read/Write Cycle Timing [25, 26, 27]




^{25.} On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH, and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH, \overline{CE}_2 is LOW, or \overline{CE}_3 is HIGH. 26. The data bus (Q) remains in High Z following a write cycle, unless a new read access is initiated by \overline{ADSP} or \overline{ADSC} . 27. \overline{GW} is HIGH.



Timing Diagrams (continued)

Figure 8. ZZ Mode Timing [28, 29]



Notes
28. Device must be deselected when entering ZZ mode. See Truth Table on page 9 for all possible signal conditions to deselect the device.
29. DQs are in High Z when exiting ZZ sleep mode.




Ordering Information

Not all of the speed, package, and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

| Speed (MHz) | Ordering Code | Package Diagram | | Operating Range |
|----------------|----------------------|--------------------|--|-----------------|
| 133 | CY7C1481BV33-133AXI | 51-85050 | 100-pin TQFP (14 × 20 × 1.4 mm) Pb-free | Industrial |
| | CY7C1481BV33-133BZI | 51-85165 | 165-ball FBGA (15 × 17 × 1.4 mm) | |
| | CY7C1481BV33-133BZXC | | 165-ball FBGA (15 × 17 × 1.4 mm) Pb-free | Commercial |


Ordering Code Definitions





Package Diagrams

Figure 9. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050




51-85050 *D




Package Diagrams (continued)

Figure 10. 165-ball FBGA (15 × 17 × 1.4 mm) (0.45 Ball Diameter) Package Outline, 51-85165

NOTES: SOLDER PAD TYPE: SOLDER MASK DEFINED (SMD) PACKAGE WEIGHT: 0.60g JEDEC REFERENCE: MO-216 / ISSUE E PACKAGE CODES: BBOAA / BWOAG





51-85165 *D



Acronyms

| Acronym | Description | | |
|---------|--|--|--|
| CE | chip enable | | |
| CMOS | complementary metal-oxide-semiconductor | | |
| EIA | electronic industries alliance | | |
| FBGA | fine-pitch ball grid array | | |
| I/O | input/output | | |
| JEDEC | joint electron devices engineering council | | |
| OE | output enable | | |
| SRAM | static random access memory | | |
| TQFP | thin quad flat pack | | |
| TTL | transistor-transistor logic | | |

Document Conventions

Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| °C | degree Celsius |
| MHz | megahertz |
| μΑ | microampere |
| mA | milliampere |
| mm | millimeter |
| ms | millisecond |
| mV | millivolt |
| ns | nanosecond |
| Ω | ohm |
| % | percent |
| pF | picofarad |
| V | volt |
| W | watt |



Document History Page

| Document Title: CY7C1481BV33, 72-Mbit (2 M × 36) Flow-Through SRAM Document Number: 001-74857 | | | | |
|---|---------|------------|--------------------|---|
| Rev. | ECN No. | Issue Date | Orig. of Change | Description of Change |
| ** | 3466988 | 01/17/2012 | GOPA | New data sheet. |
| *A | 3508574 | 01/25/2012 | GOPA | Changed status from Preliminary to Final. |
| *B | 3862706 | 01/09/2013 | PRIT | No technical updates. Completing Sunset review. |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc

Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2012-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-74857 Rev. *B