

# 256 K (32 K × 8) Static RAM

#### **Features**

■ Fast access time: 15 ns

■ Wide voltage range: 5.0 V ± 10% (4.5 V to 5.5 V)

 complementary metal oxide semiconductor (CMOS) for optimum speed and power

■ Transistor transistor logic (TTL) compatible inputs and outputs

■ 2.0 V data retention

■ Low CMOS standby power

■ Automated power-down when deselected

Available in Pb-free 28-pin molded small outline J-lead (SOJ) and 28-pin DIP packages


## General Description [1]

The CY7C199CN is a high performance CMOS Asynchronous SRAM organized as 32K by 8 bits that supports an asynchronous memory interface. The device features an automatic power-down feature that reduces power consumption when deselected

See the "Truth Table" on page 4 in this data sheet for a complete description of read and write modes.

The CY7C199CN is available in 28-pin molded SOJ and 28-pin DIP package(s).

### **Logic Block Diagram**



#### **Product Portfolio**

	-15	Unit
Maximum access time	15	ns
Maximum operating current	80	mA
Maximum CMOS standby current (low power)	500	μА




## Contents


Pin Layout and Specifications	3
Pin Description	
Truth Table	
Maximum Ratings	4
Operating Range	
Capacitance	
Thermal Resistance	
DC Electrical Characteristics	5
AC Test Loads	6
AC Test Conditions	
AC Electrical Characteristics	
Data Retention Characteristics	

Ordering information	12
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	15
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	17
Worldwide Sales and Design Support	17
Products	17
PSoC Solutions	17



## **Pin Layout and Specifications**





#### Note

<sup>1.</sup> For best practices recommendations, refer to the Cypress application note System Design Guidelines on www.cypress.com.



# **Pin Description**

Pin	Туре	Description	DIP	SOJ
A <sub>X</sub>	Input	Address inputs	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 21, 23, 24, 25, 26	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 21, 23, 24, 25, 26
CE	Control	Chip enable	20	20
IOX	Input or Output	Data input outputs	11, 12, 13, 15, 16, 17, 18, 19	11, 12, 13, 15, 16, 17, 18, 19
ŌE	Control	Output enable	22	22
V <sub>CC</sub>	Supply	Power (5.0V)	28	28
V <sub>SS</sub>	Supply	Ground	14	14
WE	Control	Write enable	27	27

## **Truth Table**

CE	OE	WE	IOx	Mode	Power
Н	Х	Х	High-Z	Deselect/Power-down	Stand by (I <sub>SB</sub> )
L	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High-Z	Selected, Outputs disabled	Active (I <sub>CC</sub> )

# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Parameter	Description	Value	Unit
T <sub>STG</sub>	Storage temperature	-65 to +150	°C
T <sub>AMB</sub>	Ambient temperature with power applied (that is, case temperature)	-55 to +125	°C
V <sub>CC</sub>	Core Supply voltage relative to V <sub>SS</sub>	-0.5 to +7.0	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC voltage applied to any pin relative to V <sub>SS</sub>	$-0.5$ to $V_{CC} + 0.5$	V
I <sub>OUT</sub>	Output short-circuit current	20	mA
V <sub>ESD</sub>	Static discharge voltage (in accordance with MIL-STD-883, Method 3015)	> 2001	V
$I_{LU}$	Latch-up current	> 200	mA

# **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	Voltage Range (V <sub>CC</sub> )
Commercial	0 °C to 70 °C	5.0 V ± 10%
Industrial	−40 °C to 85 °C	5.0 V ± 10%



## **DC Electrical Characteristics**

Over the Operating Range [2]

Davamatav	Description	Condition			-15	I I mit
Parameter	Description			Min	Max	Unit
V <sub>IH</sub>	Input HIGH voltage			2.2	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage			-0.5	0.8	V
V <sub>OH</sub>	Output HIGH voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA		2.4	-	V
V <sub>OL</sub>	Output LOW voltage	$V_{CC} = Min, I_{OL} = 8.0 \text{ mA}$		-	0.4	V
Icc	V <sub>CC</sub> Operating supply current	$V_{CC} = Max$ , $I_{OUT} = 0$ mA, $f = F_{max} = 1/t_{RC}$		-	80	mA
I <sub>SB1</sub>	Automatic CE power-down	Max V <sub>CC</sub> , CE ≥ V <sub>IH</sub> ,		-	30	mA
	current TTL inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = F_{max}$	L	-	10	mA
I <sub>SB2</sub>		Max $V_{CC}$ , $\overline{CE} \ge V_{CC} - 0.3 \text{ V}$ ,		-	10	mA
	current CMOS Inputs	$V_{IN} \ge V_{CC} - 0.3 \text{ V, or } V_{IN} \le 0.3 \text{ V, f} = 0$	L	-	500	μА
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{CC}$ , output disabled		<b>-</b> 5	+5	μА
I <sub>IX</sub>	Input leakage current	$GND \le V_I \le V_{CC}$		<b>-</b> 5	+5	μА

# Capacitance

Parameter <sup>[3]</sup>	Description	Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = 5.0$ V	8	pF
C <sub>OUT</sub>	Output capacitance		8	

## **Thermal Resistance**


Pa	rameter <sup>[3]</sup>	Description	Conditions	SOJ	DIP	Unit
	$\theta_{JA}$		Still air, soldered on a 3 x 4.5 square inch, two–layer printed circuit board	79	69.33	°C/W
	$\theta$ JC	Thermal resistance (junction to case)		41.42	31.62	

#### Note

<sup>2.</sup>  $V_{IL}$  (min) = -2.0 V for pulse durations of less than 20 ns.



## **AC Test Loads**



<sup>\*</sup> including scope and jig capacitance

# **AC Test Conditions**

Parameter	Description	Nom	Unit
C1	Capacitor 1	30	pF
C2	Capacitor 2	5	
R1	Resistor 1	480	Ω
R2	Resistor 2	255	
R3	Resistor 3	480	
R4	Resistor 4	255	
R <sub>TH</sub>	Resistor Thevenin	167	
V <sub>TH</sub>	Voltage Thevenin	1.73	V

#### Note

<sup>3.</sup> Tested initially and after any design or process change that may affect these parameters.



#### **AC Electrical Characteristics**

Parameter <sup>[4]</sup>	Description.	-	-15		
Parameter	Description	Min	Max	Unit	
t <sub>RC</sub>	Read cycle time	15	-	ns	
t <sub>AA</sub>	Address to data valid	-	15	ns	
t <sub>OHA</sub>	Data hold from address change	3	_	ns	
t <sub>ACE</sub>	CE to data valid	-	15	ns	
t <sub>DOE</sub>	OE to data valid	_	7	ns	
t <sub>LZOE</sub>	OE to Low-Z <sup>[5]</sup>	0	_	ns	
t <sub>HZOE</sub>	OE to High-Z <sup>[5, 6]</sup>	-	7	ns	
t <sub>LZCE</sub>	CE to Low-Z <sup>[5]</sup>	3	-	ns	
t <sub>HZCE</sub>	CE to High-Z [5, 6]	-	7	ns	
t <sub>PU</sub>	CE to Power-up	0	-	ns	
t <sub>PD</sub>	CE to Power-down	-	15	ns	
t <sub>WC</sub>	Write Cycle Time [7]	15	_	ns	
t <sub>SCE</sub>	CE to write end	10	-	ns	
t <sub>AW</sub>	Address setup to write end	10	-	ns	
t <sub>HA</sub>	Address hold from write end	0	_	ns	
t <sub>SA</sub>	Address setup to write start	0	_	ns	
t <sub>PWE</sub>	WE pulse width	9	_	ns	
t <sub>SD</sub>	Data setup to write end	9	_	ns	
t <sub>HD</sub>	Data hold from write end	0	_	ns	
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[5, 6]</sup>	-	7	ns	
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[5]</sup>	3	_	ns	

#### **Data Retention Characteristics**

Parameter <sup>[8]</sup>	Description	Condition	Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		2.0	-	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V},$	_	150	μΑ
t <sub>CDR</sub>	Chip deselect to data retention time	$V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$	0	-	ns
t <sub>R</sub>	Operation recovery time		200	1	μS

#### Notes

- 4. Test Conditions are based on a transition time of 3 ns or less and timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V.
- 5. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.

  6. t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZWE</sub> are specified as in part (b) of the "" on page 5. Transitions are measured ± 200 mV from steady state voltage.
- 7. The internal memory write time is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW.  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data setup and hold timing must be referenced to the leading edge of the signal that terminates the write.
- 8. L-version only.



# **Timing Waveforms**

#### **Data Retention Waveform**






Figure 1. Read Cycle 1  $^{[9, 10]}$ 



<sup>9. &</sup>lt;u>Device</u> is continuously selected. <del>OE</del> = V<sub>IL</sub> = <del>CE</del>. 10. <del>WE</del> is HIGH for read cycle.



# Timing Waveforms (continued)



<sup>11.</sup> This cycle is OE controlled and WE is HIGH read cycle.
12. Address valid before or similar with CE transition LOW.



## Timing Waveforms (continued)

Figure 3. Write Cycle 1 ( $\overline{\text{WE}}$  controlled) [13, 14, 15]





Figure 4. Write Cycle 2 (CE controlled) [14, 16, 17]




- 13. This cycle is WE controlled, OE is HIGH during write.
  14. Data in and/or out is high impedance if OE = V<sub>IH</sub>.
- 15. During this period the IOs are in output state and input signals must not be applied.
- 16. This cycle is  $\overline{\text{CE}}$  controlled.
- 17. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high impedance state.



# Timing Waveforms (continued)

Figure 5. Write Cycle 3 (WE controlled,  $\overline{OE}$  low) [18]






## **Ordering Information**

Contact local sales representative regarding availability of these parts.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Power Option	Operating Range
15	CY7C199CN-15PXC	51-85014	28 DIP (6.9 × 35.6 × 3.5 mm), Pb-free	Standard	Commercial
	CY7C199CNL-15VXI	51-85031	28-Pin (300-Mil) Molded SOJ, Pb-free	Low Power	Industrial

#### **Ordering Code Definitions**






## **Package Diagrams**

Figure 6. 28-pin (300 Mil) Molded SOJ, 51-85031

#### NOTE :

- 1. JEDEC STD REF MO088
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.006 in (0.152 mm) PER SIDE
- 3. DIMENSIONS IN INCHES MIN.




51-85031 \*E



#### Package Diagrams (continued)

Figure 7. 28-pin (300 Mil) PDIP, 51-85014





# Acronyms

Acronym	Description
CE	chip enable
CMOS	complementary metal oxide semiconductor
I/O	input/output
OE	output enable
SRAM	static random access memory
SOJ	small outline j-lead
VFBGA	very fine-pitch ball grid array

## **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
ns	nanosecond
V	volt
μA	microampere
mA	milliampere
mV	millivolt
mW	milliwatt
MHz	megahertz
pF	picoFarad
°C	degree Celsius
W	Watt



# **Document History Page**

Revision	ECN	Submission Date	Orig. of Change	Description of Change
**	430363	See ECN	NXR	New Data Sheet
*A	684342	See ECN	VKN	Added Automotive-A Information Updated Ordering Information Table
*B	839904	See ECN	VKN	Added t <sub>DOE</sub> spec for Automotive-A part in AC Electrical characteristics table
*C	2896044	03/19/2010	NXR	Updated Ordering Information Table Updated Package Diagram
*D	3108898	12/13/2010	PRAS	Added Ordering Code Definitions.
*E	3198636	03/17/11	PRAS	Dislodged Automotive device information to 001-67737 Updated template and styles.
*F	3246329	05/04/2011	PRAS	Additional information on ISB1, ISB2 with respect to L parts
*G	3302830	08/02/2011	RAME	Removed the following parts from ordering information table. CY7C199CN-15VXC CY7C199CN-20ZXI Removed all information related to 28-pin TSOP 1. Removed all information related to 20 ns speed bin. Removed spec 51-85071.



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc

Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2006-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.