


# 3.3V 1K/4K/16K x36 Unidirectional Synchronous FIFO with Bus Matching

#### **Features**

- High-speed, low-power, unidirectional, First-In First-Out (FIFO) memories with bus-matching capabilities
- 1K × 36 (CY7C43643AV)
- 4K × 36 (CY7C43663AV)
- 16K × 36 (CY7C43683AV)
- 0.25-micron CMOS for optimum speed/power
- High-speed 133-MHz operation (7.5-ns Read/Write cycle times)
- Low power
  - $-I_{CC} = 60 \text{ mA}$
  - $-I_{SB} = 10 \text{ mA}$


- Fully asynchronous and simultaneous Read and Write operation permitted
- · Mailbox bypass register for each FIFO
- Parallel and serial programmable Almost Full and Almost Empty flags
- · Retransmit function
- · Standard or FWFT user selectable mode
- Partial reset
- Big or Little Endian format for word or byte bus sizes
- 128-pin TQFP packaging
- Easily expandable in width and depth





#### Pin Configuration<sup>[1]</sup>

#### TQFP Top View



#### Note:

1. Pin-compatible to IDT723623/33/43 family.



#### **Functional Description**

The CY7C436X3AV is a monolithic, high-speed, low-power, CMOS Unidirectional Synchronous FIFO memory which supports clock frequencies up to 133 MHz and has Read access times as fast as 6 ns.

The CY7C436X3AV is a synchronous (clocked) FIFO, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple unidirectional interface between microprocessors and/or buses with synchronous control.

Communication between each port may bypass the FIFOs via two mailbox registers. The mailbox registers' width matches the selected Port B bus width. Each mailbox register has a flag (MBF1 and MBF2) to signal when new mail has been stored.

Two kinds of reset are available on the CY7C436X3AV: Master Reset and Partial Reset. Master Reset initializes the Read and Write pointers to the first location of the memory array, configures the FIFO for Big or Little Endian byte arrangement, and selects serial flag programming, parallel flag programming, or one of the three possible default flag offset settings, 8, 16, or 64. The FIFO also has two Master Reset pins, MRS1 and MRS2.

Partial Reset also sets the Read and Write pointers to the first location of the memory. Unlike Master Reset, any settings existing prior to Partial Reset (i.e., programming method and partial flag default offsets) are retained. Partial Reset is useful since it permits flushing of the FIFO memory without changing any configuration settings. The FIFO has its own independent Partial Reset pin, PRS.

The CY7C436X3AV have two modes of operation: In the CY Standard mode, the first word written to an empty FIFO is deposited into the memory array. A Read operation is required to access that word (along with all other words residing in

memory). In the First-Word Fall-Through Mode (FWFT), the first long-word (36-bit-wide) written to an empty FIFO appears automatically on the outputs, no Read operation required (nevertheless, accessing subsequent words does necessitate a formal Read request). The state of the FWFT/STAN pin during FIFO operation determines the mode in use.

The FIFO has a combined Empty/Output Ready flag (EF/OR) and a combined Full/Input Ready flag (FF/IR). The EF and FF functions are selected in the CY Standard mode. EF indicates whether the memory is empty or not. FF indicates whether the memory is full. The IR and OR functions are selected in the First-Word Fall-Through Mode. IR indicates whether or not the FIFO has available memory locations. OR shows whether the FIFO has data available for reading or not. It marks the presence of valid data on the outputs.

The FIFO has a programmable Almost Empty flag ( $\overline{AE}$ ) and a programmable Almost Full flag ( $\overline{AF}$ ). AE indicates when a selected number of words written to FIFO memory achieve a predetermined "almost empty state."  $\overline{AF}$  indicates when a selected number of words written to the memory achieve a predetermined "almost full state."

FF/IR and  $\overline{AF}$  are synchronized to the port clock that writes data into its array.  $\overline{EF}/OR$  and  $\overline{AE}$  are synchronized to the port clock that reads data from its array. Programmable offset for  $\overline{AE}$  and  $\overline{AF}$  are loaded in parallel using Port A or in serial via the  $\overline{SD}$  input. Three default offset settings are also provided. The  $\overline{AE}$  threshold can be set at 8, 16, or 64 locations from the empty boundary and  $\overline{AF}$  threshold can be set at 8, 16, or 64 locations from the full boundary. All these choices are made using the FS0 and FS1 inputs during Master Reset.

Two or more devices may be used in parallel to create wider data paths.

The CY7C436X3AV are characterized for operation from 0°C – 70°C commercial and from –40°C – 85°C industrial. Input ESD protection is greater than 2001V, and latch-up is prevented by the use of guard rings.

#### **Selection Guide**

		CY7C43643/63/83AV -7	CY7C43643/63/83AV -10	CY7C43643/63/83AV -15	Unit
Maximum Frequency		133	100	66.7	MHz
Maximum Access Time		6	8	10	ns
Minimum Cycle Time		7.5	10	15	ns
Minimum Data or Enable Set	t-Up	3	4	5	ns
Minimum Data or Enable Hol	ld	0	0	0	ns
Maximum Flag Delay		6	8	10	ns
Active Power Supply	Commercial	60	60	60	mΑ
Current (I <sub>CC1</sub> )	Industrial			60	

	CY7C43643AV	CY7C43663AV	CY7C43683AV
Density	1K × 36	4K × 36	16K × 36
Package	128 TQFP	128 TQFP	128 TQFP

<sup>2.</sup> When FIFO is operated at the almost empty/full boundary, there may be an uncertainty of up to two clock cycles for flag deassertion, but the flag will always be asserted exactly when the FIFO content reaches the programmed value. Use the assertion edge for trigger if flag accuracy is required. Refer to Cypress's application note entitled "Designing with CY7C436xx Synchronous FIFOs" for more details on flag uncertainties.



### **Pin Definitions**

Signal Name	Description	1/0	Function
A <sub>0-35</sub>	Port A Data	I	36-bit unidirectional data port for side A.
ĀĒ	Almost Empty Flag (Port B)	0	<b>Programmable Almost Empty flag synchronized to CLKB</b> . It is LOW when the number of words in the FIFO is less than or equal to the value in the Almost Empty offset register, X. <sup>[2]</sup>
ĀF	Almost Full Flag	0	<b>Programmable Almost Full flag synchronized to CLKA</b> . It is LOW when the number of empty locations in the FIFO is less than or equal to the value in the Almost Full offset register, $Y^{[2]}$ .
B <sub>0-35</sub>	Port B Data	0	36-bit unidirectional data port for side B.
BE/FWFT	Big Endian/ First-Word Fall- Through Select	_	This is a dual-purpose pin. During Master Reset, a HIGH on BE will select Big Endian operation. In this case, depending on the bus size, the most significant byte or word on Port A is transferred to Port B first. A LOW on BE will select Little Endian operation. In this case, the least significant byte or word on Port A is transferred to Port B first. After Master Reset, this pin selects the timing mode. A HIGH on FWFT selects CY Standard mode, a LOW selects First-Word Fall-Through Mode. Once the timing mode has been selected, the level on FWFT must be static throughout device operation.
ВМ	Bus Match Select (Port B)	I	A HIGH on this pin enables either byte or word bus width on Port B, depending on the state of SIZE. A LOW selects long-word operation. BM works with SIZE and BE to select the bus size and endian arrangement for Port B. The level of BM must be static throughout device operation.
CLKA	Port A Clock	I	CLKA is a continuous clock that synchronizes all data transfers through Port A and can be asynchronous or coincident to CLKB. FF/IR and $\overline{\text{AF}}$ are all synchronized to the LOW-to-HIGH transition of CLKA.
CLKB	Port B Clock	I	CLKB is a continuous clock that synchronizes all data transfers through Port B and can be asynchronous or coincident to CLKA. EF/OR and AE are synchronized to the LOW-to-HIGH transition of CLKB.
CSA	Port A Chip Select	_	$\overline{\text{CSA}}$ must be LOW to enable a LOW-to HIGH transition of CLKA to read (from Mail2 register) or write on Port A. The A <sub>0–35</sub> outputs are in the high-impedance state when $\overline{\text{CSA}}$ is HIGH.
CSB	Port B Chip Select	1	$\overline{\text{CSB}}$ must be LOW to enable a LOW-to HIGH transition of CLKB to read or write (into Mail2 register) on Port B. The B <sub>0-35</sub> outputs are in the high-impedance state when CSB is HIGH.
EF/OR	Empty/Output Ready Flag (Port B)	0	This is a dual-function pin. In the CY Standard mode, the $\overline{\text{EF}}$ function is selected. $\overline{\text{EF}}$ indicates whether or not the FIFO memory is empty. In the FWFT mode, the OR function is selected. OR indicates the presence of valid data on $B_{0-35}$ outputs, available for reading. $\overline{\text{EF}}$ /OR is synchronized to the LOW-to-HIGH transition of CLKB.
ENA	Port A Enable	I	ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read (from Mail2 register) or write data on Port A.
ENB	Port B Enable	I	ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write (to Mail2 register) data on Port B.
FF/IR	Port B Full/Input Ready Flag	0	This is a dual-function pin. In the CY Standard mode, the FF function is selected. FF indicates whether or not the FIFO memory is full. In the FWFT mode, the IR function is selected. IR indicates whether or not there is space available for writing to the FIFO memory. FF/IR is synchronized to the LOW-to-HIGH transition of CLKA.
FS1/SEN	Flag Offset Select 1/Serial Enable	I	FS1/SEN and FS0/SD are dual-purpose inputs used for flag offset register programming. During Master Reset, FS1/SEN and FS0/SD, together with SPM, select the flag offset programming method. Three offset register programming methods are available: automatically load one of three preset values (8, 16, or 64), parallel load from
FS0/SD	Flag Offset Select 0/Serial Data	ı	Port A, and serial load. When serial load is selected for flag offset register programming, FS1/SEN is used as an enable synchronous to the LOW-to-HIGH transition of CLKA. When FS1/SEN is LOW, a rising edge on CLKA loads the bit present on FS0/SD into the X and Y registers. The number of bit writes required to program the offset registers is 20 for the CY7C43643AV, 24 for the CY7C43663AV, and 28 for the CY7C43683AV. The first bit Write stores the Y-register MSB and the last bit Write stores the X-register LSB.



# Pin Definitions (continued)

Signal Name	Description	I/O	Function
MBA	Port A Mailbox Select	I	A HIGH level on MBA chooses a mailbox register for a Port A Read or Write operation. When a Write operation is performed on Port A, a HIGH on MBA will write the data into Mail1 register, a low on MBA will write the data into the FIFO memory.
МВВ	Port B Mailbox Select	I	A HIGH level on MBB chooses a mailbox register for a Port B Read or Write operation. When a Read operation is performed on Port B, a HIGH level on MBB selects data from the Mail1 register for output and a LOW level selects FIFO output register data for output. Data can only be written into Mail2 register through Port B (MBB HIGH) and not into the FIFO memory.
MBF1	Mail1 Register Flag	0	MBF1 is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the Mail1 register. Writes to the Mail1 register are inhibited while MBF1 is LOW. MBF1 is set HIGH by a LOW-to-HIGH transition of CLKB when a Port B Read is selected and MBB is HIGH. MBF1 is set HIGH following either a Master or Partial Reset.
MBF2	Mail2 Register Flag	0	MBF2 is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the Mail2 register. Writes to the Mail2 register are inhibited while MBF2 is LOW. MBF2 is set HIGH by a LOW-to-HIGH transition of CLKA when a Port A Read is selected and MBA is HIGH. MBF2 is set HIGH following either a Master or Partial Reset.
MRS1	Master Reset	I	A LOW on this pin initializes the FIFO Read and Write pointers to the first location of memory and sets the Port B output register to all zeroes. A LOW pulse on MRS1 selects the programming method (serial or parallel) and one of three programmable flag default offsets. It also configures Port B for bus size and endian arrangement. Four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while MRS1 is LOW.
MRS2	Master Reset	I	A LOW on this pin initializes the Mail2 Register.
PRS	Partial Reset	I	A LOW on this pin initializes the FIFO Read and Write pointers to the first location of memory and sets the Port B output register to all zeroes. During Partial Reset, the currently selected bus size, endian arrangement, programming method (serial or parallel), and programmable flag settings are all retained.
RT	Retransmit	I	A LOW strobe on this pin will retransmit the data in the FIFO. This is achieved by bringing the Read pointer back to location zero. The user will still need to preform Read operations to retransmit the data. Retransmit function applies to CY standard mode only.
SIZE	Bus Size Select	I	A HIGH on this pin when BM is HIGH selects byte bus (9-bit) size on Port B. A LOW on this pin when BM is HIGH selects word (18-bit) bus size. SIZE works with BM and BE to select the bus size and endian arrangement for Port B. The level of SIZE must be static throughout device operation.
SPM	Serial Programming	I	A LOW on this pin selects serial programming of partial flag offsets. A HIGH on this pin selects parallel programming or default offsets (8, 16, or 64).
W/RA	Port A Write/ Read Select	I	A HIGH selects a Write operation and a LOW selects a Read operation on Port A for a LOW-to-HIGH transition of CLKA. The $\rm A_{0-35}$ outputs are in the high-impedance state when W/RA is HIGH.
W/RB	Port B Write/ Read Select	I	A LOW selects a Write operation and a HIGH selects a Read operation on Port B for a LOW-to-HIGH transition of CLKB. The B $_{0-35}$ outputs are in the high-impedance state when $\overline{\text{W}}/\text{RB}$ is LOW.



### **Signal Description**

#### Master Reset (MRS1, MRS2)

The FIFO memory of the CY7C436X3AV undergoes a complete reset by taking its associated Master Reset (MRS1, MRS2) input LOW for at least four Port A clock (CLKA) and four Port B clock (CLKB) LOW-to-HIGH transitions. The Master Reset input can switch asynchronously to the clocks. A Master Reset initializes the internal Read and Write pointers and forces the Full/Input Ready flag (FF/IR) LOW, the Empty/Output Ready flag (EF/OR) LOW, the Almost Empty flag (AE) LOW, and the Almost Full flag (AF) HIGH. A Master Reset also forces the Mailbox flag (MBF1, MBF2) of the parallel mailbox register HIGH. After a Master Reset, the FIFO's Full/Input Ready flag is set HIGH after two clock cycles to begin normal operation. A Master Reset must be performed on the FIFO after power up, before data is written to its memory.

A LOW-to-HIGH transition on a FIFO Master Reset (MRS1, MRS2) input latches the value of the Big Endian (BE) input, determining the order by which bytes are transferred through Port B.

A LOW-to-HIGH transition on a FIFO reset (MRS1, MRS2) input latches the values of the Flag Select (FS0, FS1) and Serial Programming Mode (SPM) inputs for choosing the Almost Full and Almost Empty offset programming method (see Almost Empty and Almost Full flag offset programming below).

#### Partial Reset (PRS)

The FIFO memory of the CY7C436X3AV undergoes a limited reset by taking its associated Partial Reset (PRS) input LOW for at least four Port A clock (CLKA) and four Port B clock (CLKB) LOW-to-HIGH transitions. The Partial Reset inputs can switch asynchronously to the clocks. A Partial Reset initializes the internal Read and Write pointers and forces the Full/Input Ready flag (FF/IR) LOW, the Empty/Output Ready flag (EF/OR) LOW, the Almost Empty flag (AE) LOW, and the Almost Full flag (AF) HIGH. A Partial Reset also forces the Mailbox flag (MBF1, MBF2) of the parallel mailbox register HIGH. After a Partial Reset, the FIFO's Full/Input Ready flag is set HIGH after two clock cycles to begin normal operation.

Whatever flag offsets, programming method (parallel or serial), and timing mode (FWFT or CY Standard mode) are currently selected at the time a Partial Reset is initiated, those settings will remain unchanged upon completion of the reset operation. A Partial Reset may be useful in the case where reprogramming a FIFO following a Master Reset would be inconvenient.

#### Big Endian/First-Word Fall-Through (BE/FWFT)

This is a dual-purpose pin. At the time of Master Reset, the BE select function is active, permitting a choice of Big or Little Endian byte arrangement for data written to or Read from Port B. This selection determines the order by which bytes (or words) of data are transferred through this port. For the following illustrations, assume that a byte (or word) bus size has been selected for Port B.

A HIGH on the BE/FWFT input when the Master Reset (MRS1, MRS2) inputs go from LOW to HIGH will select a Big Endian arrangement. When data is moving in the direction from Port A to Port B, the most significant byte (word) of the long-word written to Port A will be transferred to Port B first; the least

significant byte (word) of the long-word written to Port A will be transferred to Port B last.

A LOW on the BE/FWFT input when the Master Reset (MRS1, MRS2) inputs go from LOW to HIGH will select a Little Endian arrangement. When data is moving in the direction from Port A to Port B, the least significant byte (word) of the long-word written to Port A will be transferred to Port B first; the most significant byte (word) of the long-word written to Port A will be transferred to Port B last.

After Master Reset, the FWFT select function is active, permitting a choice between two possible timing modes: CY Standard mode or First-Word Fall-Through (FWFT) Mode. Once the Master Reset (MRS1, MRS2) input is HIGH, a HIGH on the BE/FWFT input at the second LOW-to-HIGH transition of CLKA will select CY Standard mode. This mode uses the Empty Flag function (EF) to indicate whether or not there are any words present in the FIFO memory. It uses the Full Flag function (FF) to indicate whether or not the FIFO memory has any free space for writing. In CY Standard mode, every word read from the FIFO, including the first, must be requested using a formal Read operation.

Once the <u>Master Reset (MRS1, MRS2)</u> input is HIGH, a LOW on the BE/FWFT input of the second LOW-to-HIGH transition of CLKA will select FWFT Mode. This mode uses the Output Ready function (OR) to indicate whether or not there is valid data at the data outputs ( $B_{0-35}$ ). It also uses the Input Ready (IR) function to indicate whether or not the FIFO memory has any free space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to data outputs, no Read request necessary. Subsequent words must be accessed by performing a formal Read operation.

Following Master Reset, the level applied to the BE/FWFT input to choose the desired timing mode must remain static throughout the FIFO operation.

#### **Programming the Almost Empty and Almost Full Flags**

Two registers in the CY7C436X3AV are used to hold the offset values for the Almost Empty and Almost Full flags. The Port B Almost Empty flag (AE) offset register is labeled X. The Port A Almost Full flag (AF) offset register is labeled Y. The index of each register name corresponds with preset values during the reset of a FIFO, programmed in parallel using the FIFO's Port A data inputs, or programmed in serial using the Serial Data (SD) input (see *Table 1*).

To load a FIFO's Almost Empty flag and Almost Full flag offset registers with one of the three preset values listed in *Table 1*, the Serial Program Mode (SPM) and at least one of the flag-select inputs must be HIGH during the LOW-to-HIGH transition of its Master Reset input (MRS1, MRS2). For example, to load the preset value of 64 into X and Y, SPM, FS0 and FS1 must be HIGH when the FIFO reset (MRS1, MRS2) returns HIGH. When using one of the preset values for the flag offsets, the FIFO can be reset simultaneously or at different times.

To program the X and Y registers from Port A, perform a Master Reset on both FIFOs simultaneously with SPM HIGH and FS0 and FS1 LOW during the LOW-to-HIGH transition of MRS1, MRS2. After this reset is complete, the first two writes to the FIFO do not store data in RAM but load the offset registers in the order Y and X. The Port A data inputs used by the offset registers are  $(A_{0-9})$ ,  $(A_{0-11})$ , or  $(A_{0-13})$ , for the CY7C436X3AV, respectively. The highest numbered input is



used as the most significant bit of the binary number in each case. Valid programming values for the registers range from 0 – 1023 for the CY7C43643AV, 0 – 4095 for the CY7C43663AV, and 0 – 16383 for the CY7C43683AV. [2] Before programming the offset registers, FF/IR is set HIGH. FIFOs begin normal operation after programming is complete.

To program the X and Y registers serially, initiate a Master Reset with SPM LOW, FS0/SD LOW, and FS1/ $\overline{SEN}$  HIGH during the LOW-to-HIGH transition of MRS1, MRS2. After this reset is complete, the X and Y register values are loaded bitwise through the FS0/SD input on each LOW-to-HIGH transition of CLKA that the FS1/ $\overline{SEN}$  input is LOW. Twenty, twenty- four, or twenty-eight bit writes are needed to complete the programming for the CY7C436X3AV, respectively. The two registers are written in the order Y then finally X. The first-bit Write stores the most significant bit of the Y register and the last-bit Write stores the least significant bit of the X register. Each register value can be programmed from 0 – 1023 (CY7C43643AV), 0 – 4095 (CY7C43663AV), and 0 – 16383 (CY7C43683AV).

When the option to program the offset registers serially is chosen, the Port A Full/Input Ready (FF/IR) flag remains LOW until all register bits are written. FF/IR is set HIGH by the LOW-to-HIGH transition of CLKA after the last bit is loaded to allow normal FIFO operation.

SPM, FS0/SD, and FS1/SEN function the same way in both CY Standard and FWFT modes.

#### FIFO Write/Read Operation

The state of the <u>Port</u> A data (A $_{0-35}$ ) lines is controlled by <u>Port</u> A Chip Select ( $\overline{\text{CSA}}$ ) and Port A Write/Read Select (W/RA). <u>The A $_{0-35}$  lines</u> are in the high-impedance state when either  $\overline{\text{CSA}}$  or W/RA is HIGH. <u>The A $_{0-35}$  lines</u> are active mail2 register outputs when both  $\overline{\text{CSA}}$  and W/RA are LOW.

Data is loaded into the FIFO from the  $A_{0-35}$  inputs on a LOW-to-HIGH transition of CLKA when  $\overline{CSA}$  is LOW, W/RA is HIGH, ENA is HIGH, MBA is LOW, and FF/IR is HIGH (see *Table 2*). FIFO writes on Port A are independent of any concurrent Port B operation.

The Port B control signals are identical to those of Port A with the exception that the Port B Write/Read select (W/RB) is the inverse of the Port A Write/Read select (W/RA). The state of the Port B data (B<sub>0-35</sub>) lines is controlled by the Port B Chip Select (CSB) and Port B Write/Read select (W/RB). The B<sub>0-35</sub> lines are in the high-impedance state when either CSB is HIGH or W/RB is LOW. The B<sub>0-35</sub> lines are active outputs when CSB is LOW and W/RB is HIGH.

Data is read from the FIFO to the  $B_{0-35}$  outputs by a LOW-to-HIGH transition of CLKB when  $\overline{CS}B$  is LOW, W/RB is HIGH, ENB is HIGH, MBB is LOW, and  $\overline{EF}/OR$  is HIGH (see *Table 3*). FIFO reads and writes on Port B are independent of any concurrent Port A operation.

The set-up and hold time constraints to the port clocks for the port Chip Selects and Write/Read Selects are only for enabling Write and Read operations and are not related to high-impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port's Chip Select and Write/Read Select may change states during the set-up and hold time window of the cycle.

When operating the FIFO in FWFT Mode with the Output Ready flag LOW, the next word written is automatically sent to the FIFO's output register by the LOW-to-HIGH transition of the port clock that sets the Output Ready flag HIGH, data residing in the FIFO's memory array is clocked to the output register only when a Read is selected using the port's Chip Select, Write/Read Select, Enable, and Mailbox Select.

When operating the FIFO in CY Standard mode, regardless of whether the Empty Flag is LOW or HIGH, data residing in the FIFO's memory array is clocked to the output register only when a Read is selected using the port's Chip Select, Write/Read Select, Enable, and Mailbox Select.

#### Synchronized FIFO Flags

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve flag-signal reliability by reducing the probability of the metastable events when CLKA and CLKB operate asynchronously to one another. EF/OR and AE are synchronized to CLKB. FF/IR and AF are synchronized to CLKA. *Table 4* shows the relationship of each port flag to the FIFO.

#### Empty/Output Ready Flags (EF/OR)

These are dual-purpose flags. In the FWFT Mode, the Output Ready (OR) function is selected. When the Output Ready flag is HIGH, new data is present in the FIFO output register. When the Output Ready flag is LOW, the previous data word remains in the FIFO output register and any FIFO reads are ignored.

In the CY Standard mode, the Empty Flag (EF) function is selected. When the Empty Flag is HIGH, data is available in the FIFO's RAM memory for reading to the output register. When Empty Flag is LOW, the previous data word remains in the FIFO output register and any FIFO reads are ignored.

The Empty/Output Ready flag of a FIFO is synchronized to CLKB. For both the FWFT and CY Standard modes, the FIFO Read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an Output Ready flag monitors a Write pointer and Read pointer comparator that indicates when the FIFO SRAM status is empty, empty + 1, or empty + 2.

In FWFT Mode, from the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of the Output Ready flag synchronizing clock. Therefore, an Output Ready flag is LOW if a word in memory is the next data to be sent to the FIFO output register and three cycles have not elapsed since the time the word was written. The Output Ready flag of the FIFO remains LOW until the third LOW-to-HIGH transition of the synchronizing clock occurs, simultaneously forcing the Output Ready flag HIGH and shifting the word to the FIFO output register.

In the CY Standard mode, from the time a word is written to a FIFO, the Empty flag will indicate the presence of data available for reading in a minimum of two cycles of the Empty flag synchronizing clock. Therefore, an Empty flag is LOW if a word in memory is the next data to be sent to the FIFO output register and two cycles have not elapsed since the time the word was written. The Empty flag of the FIFO remains LOW until the second LOW-to-HIGH transition of the synchronizing clock occurs, forcing the Empty flag HIGH; only then can data be read.

A LOW-to-HIGH transition on an Empty/Output Ready flag synchronizing clock begins the first synchronization cycle of a Write if the clock transition occurs at time  $t_{SKEW1}$  or greater



after the Write. Otherwise, the subsequent clock cycle will be the first synchronization cycle.

#### Full/Input Ready Flags (FF/IR)

This is a dual-purpose flag. In FWFT Mode, the Input Ready (IR) function is selected. In CY Standard mode, the Full Flag (FF) function is selected. For both timing modes, when the Full/Input Ready flag is HIGH, a memory location is free in the SRAM to receive new data. No memory locations are free when the Full/Input Ready flag is LOW and any writes to the FIFO are ignored.

The Full/Input Ready flag of a FIFO is synchronized to CLKA. For both FWFT and CY Standard modes, each time a word is written to a FIFO, its Write pointer is incremented. The state machine that controls a Full/Input Ready flag monitors a Write pointer and Read pointer comparator that indicates when the FIFO SRAM status is full, full – 1, or full – 2. From the time a word is read from a FIFO, its previous memory location is ready to be written to in a minimum of two cycles of the Full/Input Ready flag synchronizing clock. Therefore, a Full/Input Ready flag synchronizing clock have elapsed since the next memory Write location has been read. The second LOW-to-HIGH transition on the Full/Input Ready flag synchronizing clock after the Read sets the Full/Input Ready flag HIGH.

A LOW-to-HIGH transition on a Full/Input Ready flag synchronizing clock begins the first synchronization cycle of a Read if the clock transition occurs at time  $t_{SKEW1}$  or greater after the Read. Otherwise, the subsequent clock cycle can be the first synchronization cycle.

#### Almost Empty Flags (AE)

The Almost Empty flag of the FIFO is synchronized to port B clock. The state machine that controls an Almost Empty flag monitors a Write pointer and Read pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty + 1, or almost empty + 2. The Almost Empty state is defined by the contents of register X for ĀĒ. These registers are loaded with preset values during a FIFO reset, programmed from Port A, or programmed serially (see Almost Empty flag and Almost Full flag offset programming above). An Almost Empty flag is LOW when its FIFO contains X or less words and is HIGH when its FIFO contains (X + 2) or more words. [2]

The Almost Empty flag is set HIGH by the first CLKB rising edge after two FIFO writes that fills memory to the (X+2) level. A LOW-to-HIGH transition of CLKB begins the first synchronization cycle if it occurs at time  $t_{SKEW2}$  or greater after the Write that fills the FIFO to (X+2) words. Otherwise, the subsequent synchronizing clock cycle will be the first synchronization cycle.

#### Almost Full Flags (AF)

The Almost Full flag of the FIFO is synchronized to port A clock. The state machine that controls an Almost Full flag monitors a Write pointer and Read pointer comparator that indicates when the FIFO SRAM status is almost full, almost full – 1, or almost full – 2. The Almost Full state is defined by the contents of register Y for  $\overline{AF}$ . These registers are loaded with preset values during a FIFO reset, programmed from Port A, or programmed serially (see Almost Empty flag and Almost Full flag offset programming above). An Almost Full flag is LOW when the number of words in its FIFO is greater than or

equal to (1024 - Y), (4096 - Y), or (16384 - Y), for the CY7C436X3AV respectively. An Almost Full flag is HIGH when the number of words in its FIFO is less than or equal to [1024 - (Y + 2)], [4096 - (Y + 2)], or [16384 - (Y + 2)], for the CY7C436X3AV respectively.

The Almost Full flag is set HIGH by the first CLKA rising edge after two FIFO reads that reduces the number of words in memory to [1024/4096/16384 - (Y + 2)]. A LOW-to-HIGH transition of CLKA begins the first synchronization cycle if it occurs at time  $t_{\rm SKEW2}$  or greater after the Read that reduces the number of words in memory to [1024/4096/16384 - (Y + 2)]. Otherwise, the subsequent synchronizing clock cycle will be the first synchronization cycle.

#### **Mailbox Registers**

Each FIFO has a 36-bit bypass register to pass command and control information between Port A and Port B without putting it in queue. The Mailbox Select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. The usable width of both the Mail1 and Mail2 registers matches the selected bus size of Port B.

A LOW-to-HIGH transition on CLKA writes  $A_{0-3\underline{5}}$  <u>data</u> to <u>the</u> Mail1 Register when a Port A Write is selected by CSA, W/RA, and ENA with MBA HIGH. If the selected Port A bus size is also 36 bits, then the usable width of the Mail1 Register employs data lines  $A_{0-35}$ . If the selected Port A bus size is 18 bits, then the usable width of the Mail1 Register employs data lines  $A_{0-17}$ . (In this case,  $A_{18-35}$  are don't care inputs.) If the selected Port A bus size is 9 bits, then the usable width of the Mail1 Register employs data lines  $A_{0-8}$ . (In this case,  $A_{9-35}$  are "Don't Care" inputs.)

A LOW-to-HIGH transition on CLKB writes  $B_{0-35}$  data to the Mail2 Register when a Port B Write is selected by CSB, W/RB, and ENB with MBB HIGH. If the selected Port B bus size is also 36 bits, then the usable width of the Mail2 Register employs data lines  $B_{0-35}$ . If the selected Port B bus size is 18 bits, then the usable width of the Mail2 Register employs data lines  $B_{0-17}$ . (In this case,  $B_{18-35}$  are don't care inputs.) If the selected Port B bus size is 9 bits, then the usable width of the Mail2 Register employs data lines  $B_{0-8}$ . (In this case,  $B_{9-35}$  are "Don't Care" inputs.)

Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) LOW. Attempted writes to a mail register are ignored while the mail flag is LOW.

When data outputs of a port are active, the data on the bus comes from the FIFO output register if the port Mailbox Select input is LOW and from the mail register if the port Mailbox Select input is HIGH.

The Mail1 Register flag (MBF1) is set HIGH by a LOW-to-HIGH transition on CLKB when a Port B Read is selected by CSB, W/RB, and ENB with MBB HIGH.

The Mail2 Register flag ( $\overline{\text{MBF2}}$ ) is set HIGH by a LOW-to-HIGH transition on CLKA when a Port A Read is selected by  $\overline{\text{CSA}}$ ,  $W/\overline{\text{RA}}$ , and ENA with MBA HIGH.

The data in a mail register remains intact after it is read and changes only when new data is written to the register. The Endian Select feature has no effect on the mailbox data.

#### **Bus Sizing**

The Port B bus can be configured in a 36-bit long-word, 18-bit word, or 9-bit byte format for data read from FIFO. The levels



applied to the Port B Bus Size Select (SIZE) and the Bus Match Select (BM) determine the Port B bus size. These levels should be static throughout FIFO operation. Both bus size selections are implemented at the completion of Master Reset, by the time the Full/Input Ready flag is set HIGH.

Two different methods for sequencing data transfer are available for Port B when the bus-size selection is either byte or word size. They are referred to as Big Endian (most significant byte first) and Little Endian (least significant byte first). The level applied to the Big Endian Select (BE) input during the LOW-to-HIGH transition of MRS1/MRS2 selects the endian method that will be active during FIFO operation. BE is a don't care input when the bus size selected for Port B is longword. The endian method is implemented at the completion of Master Reset, by the time the Full/Input Ready flag is set HIGH.

Only 36-bit long-word data is written to the FIFO memory on the CY7C436X3AV. Bus-matching operations are done after data is read from the FIFO. These bus-matching operations are not available when transferring data via mailbox registers. Furthermore, both the word- and byte-size bus selections limit the width of the data bus that can be used for mail register operations. In this case, only those byte lanes belonging to the selected word- or byte-size bus can carry mailbox data. The remaining data outputs will be indeterminate. The remaining data inputs will be don't care inputs. For example, when a word-size bus is selected, then mailbox data can be transmitted only between  $A_{0-17}$  and  $B_{0-17}$ . When a byte-size bus is selected, then mailbox data can be transmitted only between  $A_{0-8}$  and  $B_{0-8}$ .

#### **Bus-Matching FIFO Reads**

Data is read from the FIFO RAM in 36-bit long-word increments. If a long-word bus size is implemented, the entire long-word immediately shifts to the FIFO output register. If byte or word size is implemented on Port B, only the first one or two bytes appear on the selected portion of the FIFO output register, with the rest of the long-word stored in auxiliary registers. In this case, subsequent FIFO reads output the rest of the long-word to the FIFO output register.


When reading data from the FIFO in the byte or word format, the unused  $B_{9-35}$  or  $B_{18-35}$  outputs are indeterminate.

#### Retransmit (RT)

The retransmit feature is beneficial when transferring packets of data. It enables the receipt of data to be acknowledged by the receiver and retransmitted if necessary. Retransmit function applies to CY standard mode only.

The retransmit feature is intended for use when a number of writes equal to or less than the depth of the FIFO have occurred and at least one word <u>has</u> been read since the last reset cycle. A LOW pulse on RT resets the internal Read pointer to the first physical location of the FIFO. CLKA and CLKB may be free running but ENB must be disabled during and t<sub>RTR</sub> after the retransmit pulse. With every valid Read cycle after retransmit, previously accessed data is read and the Read pointer is incremented until it is equal to the Write pointer. Flags are governed by the relative locations of the Read and Write pointers and are updated during <u>a</u> retransmit cycle. Data written to the FIFO after activation of RT are transmitted also. The full depth of the FIFO can be repeatedly retransmitted.







**Table 1. Flag Programming** 

SPM	FS1/SEN	FS0/SD	MRS1/MRS2	X and Y Registers <sup>[3]</sup>
Н	Н	Н	1	64
Н	Н	L	<b>↑</b>	16
Н	L	Н	1	8
Н	L	L	1	Parallel programming via Port A
L	Н	L	1	Serial programming via SD
L	Н	Н	1	Reserved
L	L	Н	1	Reserved
L	L	L	1	Reserved

**Table 2. Port A Enable Function** 

CSA	W/RA	ENA	MBA	CLKA	A <sub>0-35</sub>	Port Function
Н	Х	Х	Х	Х	In high-impedance state	None
L	Н	L	Х	Х	In high-impedance state	None
L	Н	Н	L	1	In high-impedance state	FIFO Write
L	Н	Н	Н	1	In high-impedance state	Mail1 Write
L	L	L	L	Х	Active, Mail2 register	None
L	L	Н	L	1	Active, Mail2 register	None
L	L	L	Н	Х	Active, Mail2 register	None
L	L	Н	Н	1	Active, Mail2 register	Mail2 Read (set MBF2 HIGH)

**Table 3. Port B Enable Function** 

CSB	W/RB	ENB	MBB	CLKB	B <sub>0-35</sub>	Port Function
Н	Х	Х	Х	Х	In high-impedance state	None
L	L	L	Х	Х	In high-impedance state	None
L	L	Н	L	1	In high-impedance state	None
L	L	Н	Н	1	In high-impedance state	Mail2 Write
L	Н	L	L	Х	Active, FIFO output register	None
L	Н	Н	L	1	Active, FIFO output register	FIFO Read
L	Н	L	Н	Х	Active, Mail1 register	None
L	Н	Н	Н	1	Active, Mail1 register	Mail1 Read (set MBF1 HIGH)

<sup>3.</sup> X register holds the offset for  $\overline{AE}$ ; Y register holds the offset for  $\overline{AF}$ .



Table 4. FIFO Flag Operation (CY Standard and FWFT Modes)

Number of V	Vords in FIFO Memo	ory <sup>[2, 4, 5, 6, 7]</sup>	Synchronia	zed to CLKB	Synchronize	d to CLKA
CY7C43643AV CY7C43663AV CY7C43683AV		CY7C43683AV	EF/OR	AE	AF	FF/IR
0	0	0	L	L	Н	Н
1 – X	1 – X	1 – X	Н	L	Н	Н
(X + 1) to [1024 – (Y + 1)]	(X + 1) to [4096 – (Y + 1)]	(X + 1) to [16384 – (Y + 1)]	Н	Н	Н	Н
(1024 – Y) to 1023	(4096 – Y) to 4095	(16384 – Y) to 16383	Н	Н	L	Н
1024	4096	16384	Н	Н	L	L

#### Table 5. Data Size for FIFO Long-Word Reads

	Size Mode <sup>[8</sup>	3]	Data Written to FIFO Data Read From FIFO				1			
BM	SIZE	BE	A <sub>27-35</sub>	A <sub>18-26</sub>	A <sub>9-17</sub>	A <sub>0-8</sub>	B <sub>27-35</sub>	B <sub>18-26</sub>	B <sub>9-17</sub>	B <sub>0-8</sub>
L	Х	Х	Α	A B C D				В	С	D

#### Table 6. Data Size for Word Reads

	Size Mode <sup>[8]</sup>			Data Written to FIFO				Data Read	From FIFO
BM	SIZE	BE	A <sub>27-35</sub>	A <sub>18-26</sub>	A <sub>9-17</sub>	A <sub>0-8</sub>		B <sub>9-17</sub>	B <sub>0-8</sub>
Н	L	Н	А	В	С	D	1	А	В
							2	С	D
Н	L	L	А	В	С	D	1	С	D
							2	А	В

Table 7. Data Size for Byte Reads from FIFO

	Size Mode <sup>[8]</sup>			Data Writt	Read No.	Data Read From FIFO		
BM	SIZE	BE	A <sub>27-35</sub>	A <sub>18-26</sub>	A <sub>9-17</sub>	A <sub>0-8</sub>		B <sub>0-8</sub>
Н	Н	Н	А	В	С	D	1	Α
							2	В
							3	С
							4	D
Н	Н	L	А	В	С	D	1	D
							2	С
							3	В
							4	А

- X is the Almost Empty offset for FIFO used by  $\overline{AE}$ . Y is the Almost Full offset for FIFO used by  $\overline{AF}$ . Both X and Y are selected during a FIFO reset or Port A
- when a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

  Data in the output register does not count as a "word in FIFO memory". Since in FWFT Mode, the first word written to an empty FIFO goes unrequested to the output register (no Read operation necessary), it is not included in the FIFO memory count.

  The OR and IR functions are active during FWFT mode; the EF and FF functions are active in CY Standard mode.

  BE is selected at Master Reset; BM and SIZE must be static throughout device operation.



### Maximum Ratings[9]

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied......-55°C to +125°C Supply Voltage to Ground Potential.....-0.5V to +7.0V DC Input Voltage [10] ......-0.5V to  $V_{CC}$ +0.5V **Electrical Characteristics** Over the Operating Range

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-Up Current	. > 200 mA

#### **Operating Range**

Range	Ambient Temperature	<b>V</b> <sub>CC</sub> <sup>[11]</sup>
Commercial	0°C to +70°C	3.3V ± 10%
Industrial	–40°C to +85°C	3.3V ± 10%

				CY7C4364	13/63/83AV	
Parameter	meter Description Test Conditions		Min.	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = 3.0V, I_{OH} = -2.0 \text{ mA}$		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = 3.0V, I_{OL} = 8.0 \text{ mA}$			0.5	V
V <sub>IH</sub>	Input HIGH Voltage			2.0	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage			-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	V <sub>CC</sub> = Max.		-10	+10	μΑ
I <sub>OZL</sub> I <sub>OZH</sub>	Output OFF, High Z Current	V <sub>SS</sub> < V <sub>O</sub> < V <sub>CC</sub>		-10	+10	μΑ
I <sub>CC1</sub> <sup>[12]</sup>	Active Power Supply		Commercial		60	mA
	Current		Industrial		60	mA
I <sub>SB</sub> <sup>[13]</sup>	Average Standby Current	(	Commercial		10	mA
		Industrial			10	mA

#### Capacitance<sup>[14]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = 3.3$ V	4	pF
C <sub>OUT</sub>	Output Capacitance		8	pF


- Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
   The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
   Operating V<sub>CC</sub> Range for –7 speed is 3.3V ± 5%.


- 12. Input signals switch from 0V 3V with a rise/fall time of less than 3 ns, clocks and clock enables switch at 20 MHz, while data inputs switch at 10 MHz. Outputs are unloaded.

  13. All inputs =  $V_{CC} - 0.2V$ , except CLKA and CLKB (which are at frequency = 0 MHz). All outputs are unloaded.
- 14. Tested initially and after any design or process changes that may affect these parameters.





### AC Test Loads and Waveforms (-10, -15)





### AC Test Loads and Waveforms (-7)





### Switching Characteristics Over the Operating Range

			CY7C43643/63/ 83AV -7		CY7C43643/ 63/83AV -10		CY7C43643/ 63/83AV -15	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
f <sub>S</sub>	Clock Frequency, CLKA or CLKB		133		100		67	MHz
t <sub>CLK</sub>	Clock Cycle Time, CLKA or CLKB	7.5		10		15		ns
t <sub>CLKH</sub>	Pulse Duration, CLKA or CLKB HIGH	3.5		4		6		ns
t <sub>CLKL</sub>	Pulse Duration, CLKA or CLKB LOW	3.5		4		6		ns
t <sub>DS</sub>	Set-Up Time, $\rm A_{0-35}$ before CLKA $\uparrow$ and $\rm B_{0-35}$ before CLKB $\uparrow$	3		4		5		ns
t <sub>ENS</sub>	Set-Up Time, CSA, W/RA, ENA, and MBA before CLKA1; CSB, W/RB, ENB, and MBB before CLKB1	3		4		5		ns
t <sub>RSTS</sub>	Set-Up Time, MRS1/MRS2, PRS, RT LOW before CLKA↑ or CLKB↑[16]	2.5		4		5		ns
t <sub>FSS</sub>	Set-Up Time, FS0 and FS1 before MRS1/MRS2 HIGH	5		7		7.5		ns
t <sub>BES</sub>	Set-Up Time, BE/FWFT before MRS1/MRS2 HIGH	5		7		7.5		ns
t <sub>SPMS</sub>	Set-Up Time, SPM before MRS1/MRS2 HIGH	5		7		7.5		ns
t <sub>SDS</sub>	Set-Up Time, FS0/SD before CLKA↑	3		4		5		ns
t <sub>SENS</sub>	Set-Up Time, FS1/SEN before CLKA↑	3		4		5		ns
t <sub>FWS</sub>	Set-Up Time, FWFT before CLKA↑	0		0		0		ns
t <sub>DH</sub>	Hold Time, $A_{0-35}$ after CLKA $\uparrow$ and $B_{0-35}$ after CLKB $\uparrow$	0		0		0		ns
t <sub>ENH</sub>	Hold Time, CSA, W/RA, ENA, and MBA after CLKA1; CSB, W/RB, ENB, and MBB after CLKB1	0		0		0		ns

<sup>15.</sup> C<sub>L</sub> = 5 pF for t<sub>DIS</sub>.
16. Requirement to count the clock edge as one of at least four needed to reset a FIFO.



### Switching Characteristics Over the Operating Range (continued)

		CY7C43643/63/ 83AV -7		63/8	43643/ 33AV 10	CY7C43643/ 63/83AV -15			
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
t <sub>RSTH</sub>	Hold Time, MRS1/MRS2, PRS, RT LOW after CLKA↑ or CLKB↑[16]	1		2		2		ns	
t <sub>FSH</sub>	Hold Time, FS0 and FS1 after MRS1/MRS2 HIGH	1		1		2		ns	
t <sub>BEH</sub>	Hold Time, BE/FWFT after MRS1/MRS2 HIGH	1		1		2		ns	
t <sub>SPMH</sub>	Hold Time, SPM after MRS1/MRS2 HIGH	1		1		2		ns	
t <sub>SDH</sub>	Hold Time, FS0/SD after CLKA↑	0		0		0		ns	
t <sub>SENH</sub>	Hold Time, FS1/SEN after CLKA↑	0		0		0		ns	
t <sub>SPH</sub>	Hold Time, FS1/SEN HIGH after MRS1/MRS2 HIGH	1		1		2		ns	
t <sub>SKEW1</sub> [17]	Skew Time between CLKA↑ and CLKB↑ for EF/OR and FF/IR	5		5		7.5		ns	
t <sub>SKEW2</sub> [17]	Skew Time between CLKA↑ and CLKB↑ for AE and AF	7		8		12		ns	
t <sub>A</sub>	Access Time, CLKA $\uparrow$ to A <sub>0-35</sub> and CLKB $\uparrow$ to B <sub>0-35</sub>	1	6	1	8	3	10	ns	
t <sub>WFF</sub>	Propagation Delay Time, CLKA↑ to FF/IR	1	6	1	8	2	10	ns	
t <sub>REF</sub>	Propagation Delay Time, CLKB↑ to EF/OR	1	6	1	8	2	10	ns	
t <sub>PAE</sub>	Propagation Delay Time, CLKB↑ to AE	1	6	1	8	1	10	ns	
t <sub>PAF</sub>	Propagation Delay Time, CLKA↑ to AF	1	6	1	8	1	10	ns	
t <sub>PMF</sub>	Propagation Delay Time, CLKA↑ to MBF1 LOW or MBF2 HIGH and CLKB↑ to MBF2 LOW or MBF1 HIGH	0	6	0	8	0	12	ns	
t <sub>PMR</sub>	Propagation Delay Time, CLKA $\uparrow$ to B <sub>0-35</sub> <sup>[18]</sup> and CLKB $\uparrow$ to A <sub>0-35</sub> <sup>[19]</sup>	1	7	2	11	3	12	ns	
t <sub>MDV</sub>	Propagation Delay Time, MBA to $A_{0-35}$ Valid and MBB to $B_{0-35}$ Valid	1	6	2	9	3	11	ns	
t <sub>RSF</sub>	Propagation Delay Time, MRS1/MRS2 or PRS LOW to AE LOW, AF HIGH, FF/ IR LOW, EF/ OR LOW and MBF1/MBF2 HIGH	1	6	1	10	1	15	ns	
t <sub>EN</sub>		1	6	2	8	2	10	ns	
t <sub>DIS</sub>	Disable Time, CSA or W/RA HIGH to A <sub>0-35</sub> at High Impedance and CSB HIGH or W/RB LOW to B <sub>0-35</sub> at High Impedance	1	5	1	6	1	8	ns	
t <sub>RTR</sub>	Retransmit Recovery Time	90		90		90		ns	


<sup>17.</sup> Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between the CLKA cycle and the CLKB cycle.

18. Writing data to the Mail1 register when the B<sub>0-35</sub> outputs are active and MBB is HIGH.

19. Writing data to the Mail2 register when the A<sub>0-35</sub> outputs are active and MBA is HIGH.



### **Switching Waveforms**




#### Note:


20. PRS must be HIGH during Master Reset.



#### Partial Reset (CY Standard and FWFT Modes)[21]




#### Parallel Programming of the Almost-Full Flag and Almost-Empty Flag Offset Values after Reset (CY Standard and FWFT Modes) [22]




- 21. MRS1/MRS2 must be HIGH during Partial Reset.
  22. CSA = LOW, W/RA = HIGH, MBA = LOW. It is not necessary to program offset register on consecutive clock cycles. FIFO can only be programmed in parallel when FF/IR is HIGH.
- t<sub>SKEW1</sub> is the minimum time between the rising CLKA edge and a <u>rising CLKB</u> for <u>FF/IR</u> to transition HIGH in the next cycle. If the time between the rising edge of CLKA and rising edge of CLKB is less than t<sub>SKEW1</sub>, then <u>FF/IR</u> may transition HIGH one cycle later than shown.



### Serial Programming of the Almost-Full Flag and Almost-Empty Flag Offset Values (CY Standard and FWFT Modes)<sup>[24, 25]</sup>




#### Port B Long-Word Read Cycle Timing for FIFO (CY Standard and FWFT Modes)




- 24. It is not necessary to program offset register bits on consecutive clock cycles. FIFO Write attempts into the memory are ignored until FF/IR is set HIGH.
  25. Programmable offsets are written serially to the SD input in the order AF offset (Y) then AE offset (X).
  26. Read From FIFO.
  27. If W/RB switches from Read to Write before the assertion of CSB, t<sub>ENS</sub> = t<sub>DIS</sub> + t<sub>ENS</sub>.



#### Port B Word Read Cycle Timing for FIFO (CY Standard and FWFT Modes)[28]




### Port B Byte Read Cycle Timing for FIFO (CY Standard and FWFT Modes)<sup>[29]</sup>



- Unused bytes B<sub>18-35</sub> contains all zeroes for word-size reads.
   Unused bytes B<sub>9-17</sub>, B<sub>18-26</sub>, and B<sub>27-35</sub> contain all zeroes for byte-size reads.



#### OR Flag Timing and First Data Word Fall Through when FIFO is Empty (FWFT Mode) [30]




<sup>30.</sup> If Port B size is word or byte, EF is set LOW by the last word or byte Read from the FIFO, respectively.

31. t<sub>SKEW1</sub> is the minimum time between a rising CLKA edge and a rising CLKB edge for OR to transition HIGH and to clock the next word to the FIFO output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than t<sub>SKEW1</sub>, then the transition of OR HIGH and load of the first word to the output register may occur one CLKB cycle later than shown.




EF Flag Timing and First Data Read Fall Through when FIFO is Empty (CY Standard Mode)[30]



<sup>32.</sup> t<sub>SKEW1</sub> is the minimum time between a rising CLKA edge and a rising CLKB edge for EF to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t<sub>SKEW1</sub>, then the transition of EF HIGH may occur one CLKB cycle later than shown.




#### IR Flag Timing and First Available Write when FIFO is Full (FWFT Mode) [33]



- 33. If Port B size is word or byte, t<sub>SKEW1</sub> is referenced to the rising CLKB edge that reads the last word or byte Write of the long-word, respectively.
   34. t<sub>SKEW1</sub> is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t<sub>SKEW1</sub>, then IR may transition HIGH one CLKA cycle later than shown.




### FF Flag Timing and First Available Write when FIFO is Full (CY Standard Mode)[33]




<sup>35.</sup> t<sub>SKEW1</sub> is the minimum time between a rising CLKB edge and a rising CLKA edge for FF to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t<sub>SKEW1</sub>, then the transition of FF HIGH may occur one CLKA cycle later than shown.



#### Timing for AF when FIFO is Almost Full (CY Standard and FWFT Modes) [2, 36, 37, 38]



# Timing for $\overline{\text{AE}}$ when FIFO is Almost Empty (CY Standard and FWFT Modes) [2, 40, 41]



- 36. Port A Write (CSA = LOW, W/RA = HIGH, MBA = LOW), Port B Read (CSB = LOW, W/RB = HIGH, MBB = LOW). Data in the FIFO output register has been read from the FIFO.

  37. D = Maximum FIFO Depth = 1K for the CY7C43643AV, 4K for the 43663AV, and 16K for the CY7C43683AV.

  38. If Port B size is word or byte, t<sub>SKEW2</sub> is referenced to the rising CLKB edge that writes the last word or byte of the long word, respectively.

  39. t<sub>SKEW2</sub> is the minimum time between a rising CLKA edge and a rising CLKB edge for AF to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKB edge research to the result of the company of the long word, respectively.


  40. Port A Write (CSA = LOW, W/RA = HIGH, MBA = LOW), Port B Read (CSB = LOW, W/RB = HIGH, MBB = LOW). Data in the FIFO output register has been read from the FIFO.

  41. If Port B size is word or byte. AF is set LOW by the last word or byte. Pood from FIFO repositively.

- If Port B size is word or byte,  $\overline{AE}$  is set LOW by the last word or byte Read from FIFO, respectively. t<sub>SKEW2</sub> is the minimum time between a rising CLKA edge and a rising CLKB edge for  $\overline{AE}$  to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t<sub>SKEW2</sub>, then  $\overline{AE}$  may transition HIGH one CLKB cycle later than shown.




### Timing for Mail1 Register and MBF1 Flag (CY Standard and FWFT Modes)<sup>[43]</sup>




<sup>43.</sup> If Port B is configured for word size, data can be written to the Mail1 register using  $A_{0-17}$  ( $A_{18-35}$  are "Don't Care" inputs). In this first case  $B_{0-17}$  will have valid data ( $B_{18-35}$  will be indeterminate). If Port B is configured for byte size, data can be written to the Mail1 Register using  $A_{0-8}$  ( $A_{9-35}$  are "Don't Care" inputs). In this second case,  $B_{0-8}$  will have valid data ( $B_{9-35}$  will be indeterminate). 44. If W/RA switches from Read to Write before the assertion of CSA,  $t_{ENS} = t_{DIS} + t_{ENS}$ .



#### Timing for Mail2 Register and MBF2 Flag (CY Standard and FWFT Modes)<sup>[45]</sup>



# FIFO Retransmit Timing $^{[45,\ 46,\ 47,\ 48]}$



- 45. If Port B is configured for word size, data can be written to the Mail2 register using B<sub>0-17</sub> (B<sub>18-35</sub> are don't care inputs). In this first case A<sub>0-17</sub> will have valid data (A<sub>18-35</sub> will be indeterminate). If Port B is configured for byte size, data can be written to the Mail2 Register using B<sub>0-8</sub> (B<sub>9-35</sub> are "Don't Care" inputs). In this second case, A<sub>0-8</sub> will have valid data (A<sub>9-35</sub> will be indeterminate).
  46. Clocks are free-running in this case. CY standard mode only. Write operation should be prohibited one Write clock cycle before the falling edge of RT, and during the retransmit operation, i.e, when RT is LOW and t<sub>RTR</sub> after the RT rising edge.
  47. The Empty and Full flags may change state during Retransmit as a result of the offset of the Read and Write pointers, but the Empty and Full flags will be valid at t---

- valid at term. \_\_\_\_ For the AE and AF flags, two clock cycles are necessary after t<sub>RTR</sub> to update these flags.



### 3.3V 1K × 36 Unidirectional Synchronous FIFO with Bus Matching

Speed (ns)	Ordering Code Package Name Package		Package Type	Operating Range
7	CY7C43643AV-7AC	A128	128-lead Thin Quad Flat Package	Commercial
10	CY7C43643AV-10AC	A128	128-lead Thin Quad Flat Package	Commercial
15	CY7C43643AV-15AC	A128	128-lead Thin Quad Flat Package	Commercial

### 3.3V 4K × 36 Unidirectional Synchronous FIFO with Bus Matching

Speed (ns)	Ordering Code Package Name Package Type		Operating Range	
7	CY7C43663AV-7AC	A128	128-lead Thin Quad Flat Package	Commercial
10	CY7C43663AV-10AC	A128	128-lead Thin Quad Flat Package	Commercial
15	CY7C43663AV-15AC	A128	128-lead Thin Quad Flat Package	Commercial


### 3.3V 16K × 36 Unidirectional Synchronous FIFO with Bus Matching

Speed (ns)	Ordering Code	g Code Package Name PackageType		OperatingRange
7	CY7C43683AV-7AC	A128	128-lead Thin Quad Flat Package	Commercial
10	CY7C43683AV-10AC	A128	128-lead Thin Quad Flat Package	Commercial
15	CY7C43683AV-15AC	A128	128-lead Thin Quad Flat Package	Commercial
10	CY7C43683AV-10AI	A128	128-lead Thin Quad Flat Package	Industrial



#### **Package Diagram**

#### 128-Lead Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A128



51-85101-B

All product and company names mentioned in this document are the trademarks of their respective holders.



Document Title: CY7C43643AV, CY7C43663AV, CY7C43683AV, 3.3V 1K/4K/16K X 36 Unidirectional Synchronous FIFO with Bus Matching Document Number: 38-06024

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	107253	05/23/01	SZV	Change from Spec 38-00776 to 38-06024
*A	109944	01/10/02	FSG	Preliminary to final