

# 1.8 V 4 K/8 K/16 K x 16 and 8 K/16 K x 8 ConsuMoBL Dual-Port Static RAM

### **Features**

- True dual-ported memory cells which allow simultaneous access of the same memory location
- 4/8/16 K × 16 and 8/16 K × 8 organization
- High speed access: 40 ns
- Ultra low operating power
  - ☐ Active: I<sub>CC</sub> = 15 mA (typical) at 55 ns ☐ Active: I<sub>CC</sub> = 25 mA (typical) at 40 ns
  - $\square$  Standby:  $I_{SB3} = 2 \mu A$  (typical)
- Port-independent 1.8 V, 2.5 V, and 3.0 V I/Os
- Pb-free 14 x 14 x 1.4 mm 100-pin Thin Quad Flat Pack (TQFP) Package

- Full asynchronous operation
- Pin select for master or slave
- Expandable data bus to 32 bits with master/slave chip select when using more than one device
- On-chip arbitration logic
- On-chip semaphore logic
- Input read registers (IRR) and output drive registers (ODR)
- INT flag for port-to-port communication
- Separate upper byte and lower byte control
- Commercial and industrial temperature ranges

### Selection Guide for $V_{CC} = 1.8 \text{ V}$

Description	CYDC128B16 -40	CYDC128B16 -55	Unit
Port I/O Voltages (P1-P2)	1.8 V-1.8 V	1.8 V-1.8 V	
Maximum Access Time	40	55	ns
Typical Operating Current	25	15	mA
Typical Standby Current for I <sub>SB1</sub>	2	2	μΑ
Typical Standby Current for I <sub>SB3</sub>	2	2	μΑ

## Selection Guide for $V_{CC} = 2.5 \text{ V}$


Description	CYDC128B16 -40	CYDC128B16 -55	Unit	
Port I/O Voltages (P1-P2)	2.5 V-2.5 V	2.5 V-2.5 V		
Maximum Access Time	40	55	ns	
Typical Operating Current	39	28	mA	
Typical Standby Current for I <sub>SB1</sub>	6	6	μΑ	
Typical Standby Current for I <sub>SB3</sub>	4	4	μΑ	

## Selection Guide for $V_{CC} = 3.0 \text{ V}$

Description	CYDC128B16 -40	CYDC128B16 -55	Unit
Port I/O Voltages (P1-P2)	3.0 V-3.0 V	3.0 V-3.0 V	
Maximum Access Time	40	55	ns
Typical Operating Current	49	42	mA
Typical Standby Current for I <sub>SB1</sub>	7	7	μΑ
Typical Standby Current for I <sub>SB3</sub>	6	6	μΑ



## Top Level Block Diagram<sup>[1, 2]</sup>



### Notes

A<sub>0</sub>-A<sub>11</sub> for 4k devices; A<sub>0</sub>-A<sub>12</sub> for 8k devices; A<sub>0</sub>-A<sub>13</sub> for 16k devices.
 BUSY is an output in master mode and an input in slave mode.



### Contents


Features	1
Selection Guide for V <sub>CC</sub> = 1.8 V	1
Selection Guide for VCC = 2.5 V	1
Selection Guide for VCC = 3.0 V 1	
Top Level Block Diagram	2
Pin Configurations	4
Pin Definitions	5
Functional Description	6
Power Supply	6
Write Operation	6
Read Operation	
Interrupts	
Busy	
Master/Slave	
Input Read Register	
Output Drive Register	
Semaphore Operation	
Architecture	
Maximum Ratings	
Operating Range	10
Electrical Characteristics for VCC = 1.8 V	
Over the Operating Range	10

Electrical Characteristics for VCC = 2.5 V	
Over the Operating Range	12
Electrical Characteristics for 3.0 V	
Over the Operating Range	13
Capacitance	
Switching Characteristics for VCC = 1.8V	14
Switching Characteristics for VCC = 2.5 V	
Over the Operating Range	16
Switching Characteristics for VCC = 3.0 V	
Over the Operating Range	17
Switching Waveforms	19
CE <sub>L</sub> Valid First	
Left Address Valid First	
Ordering Information	25
8k x16 1.8V Asynchronous Dual-Port SRAM	25
Ordering Code Defintions	25
Package Diagram	26
Acronyms	27
Document History Page	28
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	29



## **Pin Configurations**

Figure 1. 100-Pin TQFP (Top View) [3]



### Notes

 $<sup>{\</sup>it 3. \ \ Leave\ this\ pin\ unconnected.\ No\ trace\ or\ power\ component\ can\ be\ connected\ to\ this\ pin.}$ 



## **Pin Definitions**

Left Port	Right Port	Description					
CEL	CE <sub>R</sub>	Chip enable					
$R/\overline{W}_L$	R/W <sub>R</sub>	Read/write enable					
ŌĒL	<del>OE</del> <sub>R</sub>	Output enable					
A <sub>0L</sub> -A <sub>13L</sub>	A <sub>0R</sub> -A <sub>13R</sub>	Address (A <sub>0</sub> –A <sub>11</sub> for 4k devices; A <sub>0</sub> –A <sub>12</sub> for 8k devices; A <sub>0</sub> –A <sub>13</sub> for 16k devices).					
I/O <sub>0L</sub> –I/O <sub>15L</sub>	I/O <sub>0R</sub> -I/O <sub>15R</sub>	Data bus input/output for x16 devices; I/O <sub>0</sub> –I/O <sub>7</sub> for x8 devices.					
SEM <sub>L</sub>	SEM <sub>R</sub>	Semaphore enable					
UB <sub>L</sub>	UB <sub>R</sub>	Upper byte select (I/O <sub>8</sub> –I/O <sub>15</sub> for x16 devices; Not applicable for x8 devices).					
Ī.B <sub>L</sub>	LB <sub>R</sub>	Lower byte select (I/O <sub>0</sub> -I/O <sub>7</sub> for x16 devices; Not applicable for x8 devices).					
ĪNT <sub>L</sub>	ĪNT <sub>R</sub>	Interrupt flag					
BUSY <sub>L</sub>	BUSY <sub>R</sub>	Busy flag					
IRR0,	IRR1	Input read register (IRR) for CYDC128B16.					
ODR0	-ODR4	Output drive register; these outputs are Open Drain.					
SF	EN	Special function enable					
M	<u>/S</u>	Master or slave select					
V <sub>CC</sub>		Core power					
GI	ND	Ground					
V <sub>DDIOL</sub>		Left port I/O voltage					
V <sub>DI</sub>	DIOR	Right port I/O voltage					
N	IC	No connect. Leave this pin unconnected.					



### **Functional Description**

The CYDC128B16 is a low power complementary metal oxide semiconductor (CMOS) 4k, 8k,16k x 16, and 8/16k x 8 dual-port static RAM. Arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be used as standalone 16-bit dual-port static RAMs or multiple devices can be combined in order to function as a 32-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 32-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: Chip Enable (CE), Read or Write Enable (R/W), and Output Enable (OE). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power down feature is controlled independently on each port by a Chip Enable (CE) pin.

The CYDC128B16 are available in 100-pin TQFP packages.

### **Power Supply**

The core voltage ( $V_{CC}$ ) can be 1.8 V, 2.5 V or 3.0 V, as long as it is lower than or equal to the I/O voltage.

Each port can operate on independent I/O voltages. This is determined by what is connected to the  $V_{DDIOL}$  and  $V_{DDIOR}$  pins. The supported I/O standards are 1.8-V/2.5-V LVCMOS and 3.0-V LVTTL.

### **Write Operation**

Data must be set up for a duration of t<sub>SD</sub> before the rising edge of R/W to guarantee a valid write. A write operation is controlled by either the R/W pin (see Figure 6 on page 20) or the CE pin (see Figure 7 on page 20). Required inputs for non-contention operations are summarized in *Table 1*.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port t<sub>DDD</sub> after the data is presented on the other port.

### **Read Operation**

<u>Wh</u>en reading the device, the user must <u>assert</u> both the  $\overline{\text{OE}}$  and  $\overline{\text{CE}}$  pins. Data will be available  $t_{\text{ACE}}$  after  $\overline{\text{CE}}$  or  $t_{\text{DOE}}$  after  $\overline{\text{OE}}$  is <u>asserted</u>. If the user wishes to access a semaphore flag, then the  $\overline{\text{SEM}}$  pin must be asserted instead of the  $\overline{\text{CE}}$  pin, and  $\overline{\text{OE}}$  must also be asserted.

### Interrupts

The upper two memory locations may be used for message passing. The highest memory location (1FFF for the CYDC128B16) is the mailbox for the right port and the second highest memory location (1FFE for the CYDC128B16) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user-defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin. On power up, an initialization program should be run and the interrupts for both ports must be read to reset them.

The operation of the interrupts and their interaction with Busy are summarized in *Table 2*.

### Busy

The CYDC128B16 provide on-chip arbitration to resolve  $\underline{\text{sim}}$ ultaneous memory location access (contention). If both ports'  $\overline{\text{CEs}}$  are asserted and an address match occurs within  $t_{PS}$  of each other, the busy logic determines which port has access. If  $t_{PS}$  is violated, one port will definitely gain permission to the  $\underline{\text{location}}$ , but it is not predictable which port gets that permission.  $\underline{\text{BUSY}}$  will be asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after  $\overline{\text{CE}}$  is taken LOW.

### Master/Slave

A M/S pin is provided to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled (t<sub>BLC</sub> or t<sub>BLA</sub>), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/S pin allows the device to be used as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.



### **Input Read Register**

The Input Read Register (IRR) captures the status of two external input devices that are connected to the Input Read pins.

The contents of the IRR read from address x0000 from either port. During reads from the IRR, DQ0 and DQ1 are valid bits and DQ<15:2> are don't care. Writes to address x0000 are not allowed from either port.

Address <u>x0000</u> is not available for standard memory accesses when  $\overline{SFEN} = V_{IL}$ . When  $\overline{SFEN} = V_{IH}$ , address x0000 is available for memory accesses.

The inputs will be 1.8-V/2.5-V LVCMOS or 3.0-V LVTTL, depending on the core voltage supply ( $V_{CC}$ ). Refer to Table 3 for Input Read Register operation.

### **Output Drive Register**

The Output Drive Register (ODR) determines the state of up to five external binary state devices by providing a path to  $V_{SS}$  for the external circuit. These outputs are Open Drain.

The five external devices can operate at different voltages (1.5 V  $\leq$  V<sub>DDIO</sub>  $\leq$  3.5 V) but the combined current cannot exceed 40 mA (8 mA max for each external device). The status of the ODR bits are set using standard write accesses from either port to address x0001 with a "1" corresponding to on and "0" corresponding to off.

The status of the ODR bits can be read with a standard read access to address x0001. When  $\overline{SFEN} = V_{IL}$ , the ODR is active and address x0001 is not available for memory accesses. When  $\overline{SFEN} = V_{IH}$ , the ODR is inactive and address x0001 can be used for standard accesses.

During reads and writes to ODR DQ<4:0> are valid and DQ<15:5> are don't care. Refer to Table 4 for Output Drive Register operation.

### **Semaphore Operation**

The CYDC128B16 provides eight semaphore latches that are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use.

For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for  $t_{SOP}$  before attempting to read the semaphore. The semaphore value will be available  $t_{SWRD} + t_{DOE}$  after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side succeeds in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting  $\overline{\text{SEM}}$  LOW. The  $\overline{\text{SEM}}$  pin functions as a chip select for the semaphore latches ( $\overline{\text{CE}}$  must remain HIGH during  $\overline{\text{SEM}}$  LOW). A<sub>0-2</sub> represents the semaphore address.  $\overline{\text{OE}}$  and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only  $I/O_0$  is used. If a zero is written to the left port of an available semaphore, a one appears at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. *Table 5* shows sample semaphore operations.

When reading a semaphore, all 16/8 data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within t<sub>SPS</sub> of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side controls the semaphore. On power up, both ports should write "1" to all eight semaphores.



### Architecture

The CYDC128B16 consists of an array of 4k, 8k, or 16k words of 16 dual-port RAM cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two Interrupt (INT) pins can be used for port-to-port communication. Two Semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the device can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The device also has an automatic power down feature controlled by CE. Each port is provided with its own output enable control (OE), which allows data to be read from the device.

Table 1. Non-Contending Read/Write

		Inp	uts			Outp	uts <sup>[1]</sup>	Operation
CE	R/W	OE	UB	LB	SEM	I/O <sub>8</sub> -I/O <sub>15</sub>	I/O <sub>0</sub> -I/O <sub>7</sub>	Operation
Н	Х	Х	Х	Х	Н	High Z	High Z	Deselected: power down
Х	Х	Х	Н	Н	Н	High Z	High Z	Deselected: power down
L	L	Х	L	Н	Н	Data In	High Z	Write to upper byte only
L	L	Х	Н	L	Н	High Z	Data In	Write to lower byte only
L	L	Х	L	L	Н	Data In	Data In	Write to both bytes
L	Н	L	L	Н	Н	Data Out	High Z	Read upper byte only
L	Н	L	Н	L	Н	High Z	Data Out	Read lower byte only
L	Н	L	L	L	Н	Data Out	Data Out	Read both bytes
Х	Х	Н	Х	Х	Х	High Z	High Z	Outputs disabled
Н	Н	L	Х	Х	L	Data Out	Data Out	Read data in semaphore flag
Х	Н	L	Н	Н	L	Data Out	Data Out	Read data in semaphore flag
Н		Х	Х	Х	L	Data In	Data In	Write D <sub>INO</sub> into semaphore flag
Х		Х	Н	Н	L	Data In	Data In	Write D <sub>INO</sub> into semaphore flag
L	Х	Х	L	Х	L			Not allowed
L	Х	Х	Х	L	L			Not allowed

<sup>1.</sup> This column applies to x16 devices only.

Table 2. Interrupt Operation Example (Assumes  $\overline{BUSY}_L = \overline{BUSY}_R = HIGH)^{[1]}$ 

Function	Left Port					Right Port				
runction	R/W <sub>L</sub>	CEL	OEL	A <sub>0L-13L</sub>	INTL	R/W <sub>R</sub>	CER	OE <sub>R</sub>	A <sub>0R-13R</sub>	ĪNT <sub>R</sub>
Set right INT <sub>R</sub> flag	L	L	Χ	3FFF <sup>[2]</sup>	Χ	Χ	Χ	Χ	Х	L <sup>[3]</sup>
Reset right INT <sub>R</sub> flag	Х	Х	Χ	Х	Х	Х	L	L	3FFF <sup>[2]</sup>	H <sup>[4]</sup>
Set left INT <sub>L</sub> flag	Х	Х	Χ	Х	L <sup>[4]</sup>	L	L	Χ	3FFE <sup>[2]</sup>	Х
Reset left INT <sub>L</sub> flag	Х	L	L	3FFE <sup>[2]</sup>	H <sup>[3]</sup>	Х	Х	Х	Х	Х

See Interrupts Functional Description for specific highest memory locations by device.

<sup>2.</sup> See Functional Description for specific addresses by device.

If BUSY<sub>L</sub> = L, then no change.
 If BUSY<sub>R</sub> = L, then no change.



Table 3. Input Read Register Operation<sup>[1, 2]</sup>

SFEN	E	R/W	OE	UB	LB	ADDR	I/O <sub>0</sub> -I/O <sub>1</sub>	I/O <sub>2</sub> -I/O <sub>15</sub>	Mode
Н	L	Ι	L	L	L	x0000-Max	VALID <sup>[3]</sup>	VALID <sup>[3]</sup>	Standard memory access
L	L	Н	L	X	Ĺ	x0000	VALID <sup>[4]</sup>	X	IRR read

- SFEN = V<sub>IL</sub> for IRR reads.
   SFEN active when either CE<sub>L</sub> = V<sub>IL</sub> or CE<sub>R</sub> = V<sub>IL</sub>. It is inactive when CE<sub>L</sub> = CE<sub>R</sub> = V<sub>IH</sub>.
   UB or LB = V<sub>IL</sub>. If LB = V<sub>IL</sub>, then DQ<7:0> are valid. If UB = V<sub>IL</sub> then DQ<15:8> are valid.
   LB must be active (LB = V<sub>IL</sub>) for these bits to be valid.

Table 4. Output Drive Register [1]

SFEN	CE	R/W	OE	UB	LB	ADDR	I/O <sub>0</sub> –I/O <sub>4</sub>	I/O <sub>5</sub> -I/O <sub>15</sub>	Mode
Н	L	Н	X <sup>[2]</sup>	L <sup>[3]</sup>	L <sup>[3]</sup>	x0000-Max	VALID <sup>[3]</sup>	VALID <sup>[3]</sup>	Standard memory access
L	L	L	Х	Х	L	x0001	VALID <sup>[4]</sup>	Х	ODR write <sup>[1, 3]</sup>
L	L	Н	L	Х	L	x0001	VALID <sup>[4]</sup>	Х	ODR read <sup>[1]</sup>

- SFEN = V<sub>IL</sub> for ODR reads and writes.
   Output enable must be low (OE = V<sub>IL</sub>) during reads for valid data to be output.
- 3. During ODR writes data will also be written to the memory.

**Table 5. Semaphore Operation Example** 

Function	I/O <sub>0</sub> -I/O <sub>15</sub> Left	I/O <sub>0</sub> -I/O <sub>15</sub> Right	Status
No action	1	1	Semaphore-free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore-free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore-free



## **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.  $^{[4]}$ 

Storage temperature ......  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$  Ambient temperature with power applied ......  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  Supply voltage to ground potential .....-0.5 V to +3.3 V DC voltage applied to outputs in High-Z State ..... -0.5 V to  $\text{V}_{\text{CC}}$  + 0.5 V DC input voltage<sup>[5]</sup> ..... -0.5 V to  $\text{V}_{\text{CC}}$  + 0.5 V

Output current into outputs (LOW)	90 mA
Static discharge voltage	. > 2000 V
Latch up current	> 200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	1.8 V ± 100 mV 2.5 V ± 100 mV 3.0 V ± 300 mV
Industrial	–40°C to +85°C	1.8 V ± 100 mV 2.5 V ± 100 mV 3.0 V ± 300 mV

## Electrical Characteristics for $V_{CC} = 1.8 \text{ V}$ Over the Operating Range

				C,	YDC128	3B16	CYI	DC128	B16	
Parameter	Description				-40			-55		Unit
		P1 I/O Voltage	P2 I/O Voltage	Min	Тур	Max	Min	Тур	Max	
V <sub>OH</sub>	Output HIGH voltage (I <sub>OH</sub> = -100 μA)	1.8 V (a	any port)	V <sub>DDIO</sub> – 0.2			V <sub>DDIO</sub> – 0.2			V
	Output HIGH voltage (I <sub>OH</sub> = -2 mA)	2.5 V (any port)		2.0			2.0			V
	Output HIGH voltage (I <sub>OH</sub> = -2 mA)	3.0 V (a	any port)	2.1			2.1			٧
V <sub>OL</sub>	Output LOW voltage (I <sub>OL</sub> = 100 μA)	1.8 V (a	any port)			0.2			0.2	V
	Output HIGH voltage (I <sub>OL</sub> = 2 mA)	2.5 V (a	any port)			0.4			0.4	٧
	Output HIGH voltage (I <sub>OL</sub> = 2 mA)	3.0 V (a	any port)			0.4			0.4	V
V <sub>OL</sub> ODR	ODR Output LOW voltage	1.8 V (a	ny port)			0.2			0.2	V
	$(I_{OL} = 8 \text{ mA})$	2.5 V (any port)				0.2			0.2	V
		3.0 V (a	ny port)			0.2			0.2	V
V <sub>IH</sub>	Input HIGH voltage	1.8 V (a	ny port)	1.2		V <sub>DDIO</sub> + 0.2	1.2		V <sub>DDIO</sub> + 0.2	V
		2.5 V (a	ny port)	1.7		V <sub>DDIO</sub> + 0.3	1.7		$V_{DDIO} + 0.3$	V
		3.0 V (a	ny port)	2.0		V <sub>DDIO</sub> + 0.2	2.0		V <sub>DDIO</sub> + 0.2	V
V <sub>IL</sub>	Input LOW voltage	1.8 V (a	ny port)	-0.2		0.4	-0.2		0.4	V
		2.5 V (a	ny port)	-0.3		0.6	-0.3		0.6	V
		3.0 V (a	ny port)	-0.2		0.7	-0.2		0.7	V
I <sub>OZ</sub>	Output leakage current	1.8 V	1.8 V	-1		1	-1		1	μΑ
		2.5 V	2.5 V	-1		1	-1		1	μΑ
		3.0 V	3.0 V	-1		1	-1		1	μΑ
I <sub>CEX</sub> ODR	ODR output leakage current.	1.8 V	1.8 V	-1		1	-1		1	μΑ
	$V_{OUT} = V_{DDIO}$	2.5 V	2.5 V	-1		1	-1		1	μΑ
		3.0 V	3.0 V	-1		1	-1		1	μΑ

### Note:

- 4. The voltage on any input or I/O pin can not exceed the power pin during power-up.
- 5. Pulse width < 20 ns.



## Electrical Characteristics for $V_{CC}$ = 1.8 V (continued) Over the Operating Range

					C	YDC128	BB16	CY	'DC128E	316	
Parameter	Description	Description				-40			-55		Unit
	, , , , , , , , , , , , , , , , , , ,		P1 I/O Voltage	P2 I/O Voltage	Min	Тур	Max	Min	Тур	Max	
I <sub>IX</sub>	Input leakage current		1.8 V	1.8 V	-1		1	-1		1	μА
			2.5 V	2.5 V	-1		1	-1		1	μА
			3.0 V	3.0 V	-1		1	-1		1	μА
I <sub>CC</sub>	Operating current (V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA) Outputs Disabled	Industrial	1.8 V	1.8 V		25	40		15	25	mA
I <sub>SB1</sub>	$\begin{array}{l} \text{Standby current } (\underline{\text{both}} \\ \text{Ports } \underline{\text{TTL Level}}) \ CE_L \\ \text{and } CE_R \geq V_{CC} - 0.2, \\ \text{SEM}_L = \text{SEM}_R = V_{CC} - \\ 0.2, \ f = f_{MAX} \end{array}$	Industrial	1.8 V	1.8 V		2	6		2	6	μА
I <sub>SB2</sub>	Standby current (one port TTL level) $CE_L$   $CE_R \ge V_{IH}$ , $f = f_{MAX}$	Industrial	1.8 V	1.8 V		8.5	18		8.5	14	mA
I <sub>SB3</sub>	$\begin{array}{l} \text{Standby current (both} \\ \text{ports $\underline{C}$MOS level) $CE_L$} \\ \text{and $CE_R \ge V_{CC} - 0.2V,} \\ \text{SEM}_L \text{ and $SEM_R > V_{CC}$} \\ - 0.2V, \text{ f = 0} \end{array}$	Industrial	1.8 V	1.8 V		2	6		2	6	μА
I <sub>SB4</sub>	Standby current (one port CMOS level) $CE_{L}$   $CE_{R} \ge V_{IH}$ , $f = f_{MAX}^{[1]}$	Industrial	1.8 V	1.8 V		8.5	18		8.5	14	mA

<sup>1.</sup> MAX = 1/t<sub>RC</sub> = All inputs cycling at f = 1/t<sub>RC</sub> (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby



## Electrical Characteristics for $V_{CC}$ = 2.5 V Over the Operating Range

						CYDC1	28B16		CYDC12	8B16	
Parameter	Description					-4	0		-55		Unit
			P1 I/O Voltage	P2 I/O Voltage	Min	Тур	Max	Min	Тур	Max	
V <sub>OH</sub>	Output HIGH voltage (I <sub>OH</sub> = -2 m	nA)	2.5 V (a	ny port)	2.0			2.0			V
	Output HIGH voltage (I <sub>OH</sub> = -2 m	nA)	3.0 V (a	ny port)	2.1			2.1			V
$V_{OL}$	Output LOW voltage (I <sub>OL</sub> = 2 mA	)	2.5 V (a	ny port)			0.4			0.4	V
	Output LOW voltage (I <sub>OL</sub> = 2 mA	)	3.0 V (a	ny port)			0.4			0.4	V
V <sub>OL</sub> ODR	ODR Output LOW voltage (I <sub>OL</sub> =	8 mA)	2.5 V (a	ny port)			0.2			0.2	V
			3.0 V (a	ny port)			0.2			0.2	V
V <sub>IH</sub>	Input HIGH voltage		2.5 V (a	ny port)	1.7		$V_{DDIO} + 0.3$	1.7		V <sub>DDIO</sub> + 0.3	V
			3.0 V (a	ny port)	2.0		V <sub>DDIO</sub> + 0.2	2.0		V <sub>DDIO</sub> + 0.2	V
$V_{IL}$	Input LOW voltage		2.5 V (a	ny port)	-0.3		0.6	-0.3		0.6	V
			3.0 V (a	ny port)	-0.2		0.7	-0.2		0.7	V
I <sub>OZ</sub>	Output leakage current		2.5 V	2.5 V	-1		1	-1		1	μΑ
			3.0 V	3.0 V	-1		1	-1		1	μА
I <sub>CEX</sub> ODR	ODR output leakage current. VOI	<sub>JT</sub> = V <sub>CC</sub>	2.5 V	2.5 V	-1		1	-1		1	μΑ
			3.0 V	3.0 V	-1		1	-1		1	μΑ
I <sub>IX</sub>	Input leakage current		2.5 V	2.5 V	-1		1	-1		1	μΑ
			3.0 V	3.0 V	-1		1	-1		1	μΑ
I <sub>CC</sub>	Operating current (V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA) Outputs disabled	Industrial	2.5 V	2.5 V		39	55		28	40	mA
I <sub>SB1</sub>	$\begin{array}{l} \text{Standby current (both ports TTL} \\ \text{level) $\vec{CE}_L$ and $\vec{CE}_R \ge V_{CC} - 0.2$,} \\ \text{SEM}_L = \text{SEM}_R = V_{CC} - 0.2,} \\ \text{f=f}_{MAX} \end{array}$	Industrial	2.5 V	2.5 V		6	8		6	8	μА
I <sub>SB2</sub>	$\begin{array}{l} \text{Stand}\underline{by} \ cur\underline{ren}t \ (\text{one port TTL} \\ \text{level}) \ CE_L \   \ CE_R \ge V_{IH}, \ f = f_{MAX} \end{array}$	Industrial	2.5 V	2.5 V		21	30		18	25	mA
I <sub>SB3</sub>	$\begin{array}{l} \text{Standby current (both ports} \\ \text{CMOS level) CE}_L \text{ and CE}_R \geq \\ \text{V}_{CC} - 0.2\text{V, SEM}_L \text{ and SEM}_R > \\ \text{V}_{CC} - 0.2\text{V, f} = 0 \end{array}$	Industrial	2.5 V	2.5 V		4	6		4	6	μА
I <sub>SB4</sub>	$\begin{array}{c} \text{Stand} \underline{\text{by curren}} \text{t (one port CMOS} \\ \text{level) CE}_L \mid \text{CE}_R \geq \text{V}_{\text{IH}},  \text{f} = \text{f}_{\text{MAX}}^{[1]} \end{array}$	Industrial	2.5 V	2.5 V		21	30		18	25	mA

<sup>1.</sup> MAX = 1/t<sub>RC</sub> = All inputs cycling at f = 1/t<sub>RC</sub> (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I<sub>SB3</sub>.



## Electrical Characteristics for 3.0 V Over the Operating Range

					CY	DC128E	316	CY	DC128E	316	
Parameter	Description					-40			-55		Unit
	, , , , , , , , , , , , , , , , , , ,		P1 I/O Voltage	P2 I/O Voltage	Min	Тур	Max	Min	Тур	Max	
$V_{OH}$	Output HIGH voltage (I <sub>OH</sub> = -2 mA)		3.0 V (a	ny port)	2.1			2.1			V
$V_{OL}$	Output LOW voltage (I <sub>OL</sub> = 2 mA)		3.0 V (a	ny port)			0.4			0.4	V
V <sub>OL</sub> ODR	ODR output LOW voltage (I <sub>OL</sub> = 8 m/	A)	3.0 V (a	ny port)			0.2			0.2	V
V <sub>IH</sub>	Input HIGH voltage		3.0 V (a	ny port)	2.0		V <sub>DDIO</sub> + 0.2	2.0		V <sub>DDIO</sub> + 0.2	V
$V_{IL}$	Input LOW voltage		3.0 V (a	ny port)	-0.2		0.7	-0.2		0.7	V
I <sub>OZ</sub>	Output leakage current		3.0 V	3.0 V	-1		1	-1		1	μА
I <sub>CEX</sub> ODR	ODR output leakage current. V <sub>OUT</sub> =	V <sub>CC</sub>	3.0 V	3.0 V	-1		1	-1		1	μА
I <sub>IX</sub>	Input leakage current		3.0V	3.0 V	-1		1	-1		1	μА
I <sub>CC</sub>	Operating current (V <sub>CC</sub> = Max, Industry I <sub>OUT</sub> = 0 mA) Outputs disabled	strial	3.0V	3.0 V		49	70		42	60	mA
I <sub>SB1</sub>	$\begin{array}{ll} Standb\underline{y} \ \underline{c} urrent \ \underline{(both ports TTL} \\ Level) \ CE_L \ and \ CE_R \geq V_{CC} - \\ 0.2, \ SEM_L = SEM_R = V_{CC} - 0.2, \\ f = f_{MAX} \end{array}$	strial	3.0 V	3.0 V		7	10		7	10	μА
I <sub>SB2</sub>	Standby current (one port TTL Level) $CE_L \mid CE_R \ge V_{IH}$ , $f = f_{MAX}$	strial	3.0 V	3.0 V		28	40		25	35	mA
I <sub>SB3</sub>	$\begin{array}{l} \text{Standby curre}\underline{\text{nt }}(\text{both ports}) \\ \text{CMOS Level}) \text{ CE}_L \text{ and CE}_R \geq \\ \text{V}_{CC} - 0.2\text{V}, \text{SEM}_L \text{ and SEM}_R > \\ \text{V}_{CC} - 0.2\text{V}, \text{f} = 0 \end{array}$	strial	3.0 V	3.0 V		6	8		6	8	μА
I <sub>SB4</sub>	$ \begin{array}{ll} \text{Standby current (one port} \\ \text{CMOS Level) } \overline{\text{CE}_L} \mid \overline{\text{CE}_R} \geq \text{V}_{IH}, \\ f = f_{MAX}^{[1]} \\ \end{array} $	strial	3.0 V	3.0 V		28	40		25	35	mA

<sup>1.</sup>  $MAX = 1/t_{RC} = All$  inputs cycling at  $f = 1/t_{RC}$  (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby  $I_{SB3}$ .


## Capacitance

Parameter <sup>[1]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz,	9	pF
C <sub>OUT</sub>	Output capacitance	$V_{CC} = 3.0V$	10	pF

<sup>1.</sup> Tested initially and after any design or process changes that may affect these parameters.




Figure 2. AC Test Loads and Waveforms



### (a) Normal Load (Load 1)

	3.0V/2.5V	1.8V
R1	1022Ω	13500Ω
R2	792Ω	10800Ω

## (b) Thévenin Equivalent (Load 1) ALL INPUT PULSES



### (c) Three-State Delay (Load 2)

(Used for  $t_{LZ}$ ,  $t_{HZ}$ ,  $t_{HZWE}$ , and  $t_{LZWE}$  including scope and jig)

## Switching Characteristics for $V_{CC} = 1.8V$

Over the Operating Range<sup>[1]</sup>

		CYDC	128B16	CYDC	128B16	
Parameter	Description	-	40		55	Unit
		Min	Max	Min	Max	
Read Cycle		•	•			•
t <sub>RC</sub>	Read cycle time	40		55		ns
t <sub>AA</sub>	Address to data valid		40		55	ns
t <sub>OHA</sub>	Output hold from address change	5		5		ns
t <sub>ACE</sub> <sup>[2]</sup>	CE LOW to data valid		40		55	ns
t <sub>DOE</sub>	OE LOW to data valid		25		30	ns
t <sub>LZOE</sub> [3, 4, 5]	OE Low to Low Z	5		5		ns
t <sub>HZOE</sub> [3, 4, 5]	OE HIGH to High Z		15		25	ns
t <sub>LZCE</sub> [3, 4, 5]	CE LOW to Low Z	5		5		ns
t <sub>HZCE</sub> <sup>[3, 4, 5]</sup> t <sub>PU</sub> <sup>[5]</sup>	CE HIGH to High Z		15		25	ns
t <sub>PU</sub> <sup>[5]</sup>	CE LOW to power up	0		0		ns
t <sub>PD</sub> <sup>[5]</sup>	CE HIGH to power down		40		55	ns
t <sub>ABE</sub> <sup>[2]</sup>	Byte enable access time		40		55	ns
Write Cycle		•	•			•
t <sub>WC</sub>	Write cycle time	40		55		ns
t <sub>SCE</sub> <sup>[2]</sup>	CE LOW to write end	30		45		ns
t <sub>AW</sub>	Address valid to write end	30		45		ns
t <sub>HA</sub>	Address hold from write end	0		0		ns
t <sub>SA</sub> <sup>[2]</sup>	Address setup to write start	0		0		ns
t <sub>PWE</sub>	Write pulse width	25		40		ns
t <sub>SD</sub>	Data setup to write end	20		30		ns
t <sub>HD</sub>	Data hold from write end	0		0		ns
t <sub>HZWE</sub> [4, 5]	R/W LOW to High Z		15		25	ns



## Switching Characteristics for $V_{CC} = 1.8V$

Over the Operating Range<sup>[1]</sup> (continued)

		CYDC	128B16	CYDC	128B16	
Parameter	Description	-	40		55	Unit
		Min	Max	Min	Max	
t <sub>LZWE</sub> [4, 5]	R/W HIGH to Low Z	0		0		ns
t <sub>WDD</sub> <sup>[6]</sup>	Write pulse to data delay		55		80	ns
t <sub>DDD</sub> <sup>[6]</sup>	Write data valid to read data valid		55		80	ns
Busy Timing <sup>[7]</sup>			•		•	•
t <sub>BLA</sub>	BUSY LOW from address match		30		45	ns
t <sub>BHA</sub>	BUSY HIGH from address mismatch		30		45	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW		30		45	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH		30		45	ns
t <sub>PS</sub> <sup>[8]</sup>	Port setup for priority	5		5		ns
$t_{WB}$	R/W HIGH after BUSY (Slave)	0		0		ns
$t_{WH}$	R/W HIGH after BUSY HIGH (Slave)	20		35		ns
t <sub>BDD</sub> <sup>[9]</sup>	BUSY HIGH to data valid		30		40	ns
Interrupt Timing	[7]		•		•	•
t <sub>INS</sub>	INT set time		35		45	ns
t <sub>INR</sub>	INT reset time		35		45	ns
Semaphore Tim	ing		•		•	•
t <sub>SOP</sub>	SEM flag update pulse (OE or SEM)	10		15		ns
t <sub>SWRD</sub>	SEM flag write to read time	10		10		ns
t <sub>SPS</sub>	SEM flag contention window	10		10		ns
t <sub>SAA</sub>	SEM address access time		40		55	ns

<sup>1.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC</sub>/2, input pulse levels of 0 to V<sub>CC</sub>, and output loading of the specified I<sub>OI</sub>/I<sub>OH</sub> and 30-pF\_load capacitance.

- 2. To access RAM,  $\overline{\text{CE}} = \text{L}$ ,  $\overline{\text{UB}} = \text{L}$ ,  $\overline{\text{SEM}} = \text{H}$ . To access semaphore,  $\overline{\text{CE}} = \text{H}$  and  $\overline{\text{SEM}} = \text{L}$ . Either condition must be valid for the entire  $t_{\text{SCE}}$  time.
- 3. At any given temperature and voltage condition for any given device,  $t_{\text{HZCE}}$  is less than  $t_{\text{LZCE}}$  and  $t_{\text{HZOE}}$  is less than  $t_{\text{LZOE}}$ .
- 4. Test conditions used are Load 3.

- 6. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.
- 7. Test conditions used are Load 2.
- 8. Add 2ns to this value when the I/O ports are operating at different voltages.
- 9.  $t_{BDD}$  is a calculated parameter and is the greater of  $t_{WDD}$ - $t_{PWE}$  (actual) or  $t_{DDD}$ - $t_{SD}$  (actual).

<sup>5.</sup> This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.



## Switching Characteristics for $V_{CC}$ = 2.5 V Over the Operating Range

		CYDC	128B16	CYDC	128B16	
Parameter	Description	-	40		55	Unit
		Min	Max	Min	Max	
Read Cycle						
t <sub>RC</sub>	Read cycle time	40		55		ns
t <sub>AA</sub>	Address to data valid		40		55	ns
t <sub>OHA</sub>	Output hold from address change	5		5		ns
t <sub>ACE</sub> <sup>[1]</sup>	CE LOW to data valid		40		55	ns
tnoe	OE LOW to data valid		25		30	ns
t <sub>LZOE</sub> <sup>[2, 3, 4]</sup>	OE LOW to low Z	2		2		ns
t <sub>HZOE</sub> <sup>[2, 3, 4]</sup>	OE HIGH to high Z		15		15	ns
t <sub>LZCE</sub> <sup>[2, 3, 4]</sup>	CE LOW to low Z	2		2		ns
t <sub>HZCE</sub> [2, 3, 4]	CE HIGH to high Z		15		15	ns
t <sub>PU</sub> <sup>[4]</sup>	CE LOW to power up	0		0		ns
t <sub>PD</sub> <sup>[4]</sup>	CE HIGH to power down		40		55	ns
t <sub>ABE</sub> <sup>[1]</sup>	Byte enable access time		40		55	ns
Write Cycle					I	I
t <sub>WC</sub>	Write cycle time	40		55		ns
t <sub>SCE</sub> <sup>[1]</sup>	CE LOW to write end	30		45		ns
t <sub>AW</sub>	Address valid to write end	30		45		ns
t <sub>HA</sub>	Address hold from write end	0		0		ns
t <sub>SA</sub> <sup>[1]</sup>	Address setup to write start	0		0		ns
t <sub>PWE</sub>	Write pulse width	25		40		ns
t <sub>SD</sub>	Data setup to write end	20		30		ns
t <sub>HD</sub>	Data hold from write end	0		0		ns
t <sub>HZWE</sub> [3, 4]	R/W LOW to high Z		15		25	ns
t <sub>LZWE</sub> [3, 4]	R/W HIGH to low Z	0		0		ns
t <sub>WDD</sub> <sup>[5]</sup>	Write pulse to data delay		55		80	ns
t <sub>DDD</sub> <sup>[5]</sup>	Write data valid to read data valid		55		80	ns
Busy Timing <sup>[6]</sup>				l	1	
t <sub>BLA</sub>	BUSY LOW from address match		30		45	ns
t <sub>BHA</sub>	BUSY HIGH from address mismatch		30		45	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW		30		45	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH		30		45	ns
t <sub>PS</sub> <sup>[7]</sup>	Port set up for priority	5		5		ns
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0		0		ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	20		35		ns
t <sub>BDD</sub> <sup>[8]</sup>	BUSY HIGH to data valid		30		40	ns
Interrupt Timing	J <sup>[6]</sup>		1	1	ı	
t <sub>INS</sub>	INT set time		35		45	ns
			_I	I	1	



## Switching Characteristics for $V_{CC} = 2.5 \text{ V}$ Over the Operating Range (continued)

		CYDC	128B16	CYDC	CYDC128B16		
Parameter	Description	-	40		Unit		
		Min	Max	Min	Max		
t <sub>INR</sub>	INT reset time		35		45	ns	
Semaphore Timir	ng					•	
t <sub>SOP</sub>	SEM flag update pulse (OE or SEM)	10		15		ns	
t <sub>SWRD</sub>	SEM flag write to read time	10		10		ns	
t <sub>SPS</sub>	SEM Flag Contention Window	10		10		ns	
t <sub>SAA</sub>	SEM Address Access Time		40		55	ns	

- 1. To access RAM,  $\overline{CE} = L$ ,  $\overline{UB} = L$ ,  $\overline{SEM} = H$ . To access semaphore,  $\overline{CE} = H$  and  $\overline{SEM} = L$ . Either condition must be valid for the entire  $t_{SCE}$  time.
- 2. At any given temperature and voltage condition for any given device,  $t_{HZCE}$  is less than  $t_{LZCE}$  and  $t_{HZOE}$  is less than  $t_{LZOE}$ .
- 3. Test conditions used are Load 3.
- 4. This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.
- 5. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.
- 6. Test conditions used are Load 2
- 7. Add 2ns to this value when the I/O ports are operating at different voltages.
- 8.  $t_{BDD}$  is a calculated parameter and is the greater of  $t_{WDD}$ - $t_{PWE}$  (actual) or  $t_{DDD}$ - $t_{SD}$  (actual).

## Switching Characteristics for $V_{CC} = 3.0 \text{ V}$ Over the Operating Range

	CYDC	128B16	CYDC	128B16	Unit
Description	-4	40		55	
	Min	Max	Min	Max	
Read cycle time	40		55		ns
Address to data valid		40		55	ns
Output hold from address change	5		5		ns
CE LOW to data valid		40		55	ns
OE LOW to data valid		25		30	ns
OE Low to low Z	1		1		ns
OE HIGH to high Z		15		15	ns
CE LOW to low Z	1		1		ns
CE HIGH to high Z		15		15	ns
CE LOW to power up	0		0		ns
CE HIGH to power down		40		55	ns
Byte enable access time		40		55	ns
		•		•	•
Write cycle time	40		55		ns
CE LOW to write end	30		45		ns
Address valid to write end	30		45		ns
Address hold from write end	0		0		ns
Address setup to write start	0		0		ns
Write pulse width	25		40		ns
Data setup to write end	20		30		ns
	Read cycle time  Address to data valid  Output hold from address change  CE LOW to data valid  OE LOW to low Z  OE HIGH to high Z  CE LOW to low Z  CE HIGH to high Z  CE HIGH to power up  CE HIGH to power down  Byte enable access time  Write cycle time  CE LOW to write end  Address valid to write end  Address setup to write start  Write pulse width	Read cycle time 40 Address to data valid Output hold from address change 5  CE LOW to data valid  OE LOW to data valid  OE Low to low Z 1  OE HIGH to high Z  CE LOW to power up 0  CE HIGH to power down  Byte enable access time  Write cycle time 40  Address valid to write end 30  Address hold from write end 0  Address setup to write start 0  Write pulse width 25	Min         Max           Read cycle time         40           Address to data valid         40           Output hold from address change         5           CE LOW to data valid         40           OE LOW to low Z         1           OE HIGH to high Z         15           CE LOW to low Z         1           CE HIGH to high Z         15           CE LOW to power up         0           CE HIGH to power down         40           Byte enable access time         40           Write cycle time         40           CE LOW to write end         30           Address valid to write end         0           Address hold from write end         0           Address setup to write start         0           Write pulse width         25	Read cycle time	Read cycle time



## Switching Characteristics for $V_{CC}$ = 3.0 V Over the Operating Range (continued)

		CYDC128B16 -40		CYDC128B16 -55		Unit
Parameter	Description					
		Min	Max	Min	Max	
t <sub>HD</sub>	Data hold from write end	0		0		ns
t <sub>HZWE</sub> [3, 4]	R/W LOW to high Z		15		25	ns
t <sub>LZWE</sub> [3, 4]	R/W HIGH to low Z	0		0		ns
t <sub>WDD</sub> <sup>[5]</sup>	Write pulse to data delay		55		80	ns
t <sub>DDD</sub> <sup>[5]</sup>	Write data valid to read data valid		55		80	ns
Busy Timing <sup>[6]</sup>					•	•
t <sub>BLA</sub>	BUSY LOW from address match		30		45	ns
t <sub>BHA</sub>	BUSY HIGH from address mismatch		30		45	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW		30		45	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH		30		45	ns
t <sub>PS</sub> <sup>[7]</sup>	Port set up for priority	5		5		ns
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0		0		ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	20		35		ns
t <sub>BDD</sub> <sup>[8]</sup>	BUSY HIGH to data valid		30		40	ns
Interrupt Timing	[6]		•		•	1
t <sub>INS</sub>	INT set time	35			45	ns
t <sub>INR</sub>	INT reset time		35		45	ns
Semaphore Timi	ing		1	1	•	
t <sub>SOP</sub>	SEM flag update pulse (OE or SEM)	10	10 15			ns
t <sub>SWRD</sub>	SEM flag write to read time	10		10		ns
t <sub>SPS</sub>	SEM flag contention window	10		10		ns
t <sub>SAA</sub>	SEM address access time		40		55	ns

<sup>1.</sup> To access RAM,  $\overline{CE} = L$ ,  $\overline{UB} = L$ ,  $\overline{SEM} = H$ . To access semaphore,  $\overline{CE} = H$  and  $\overline{SEM} = L$ . Either condition must be valid for the entire  $t_{SCE}$  time.

<sup>2.</sup> At any given temperature and voltage condition for any given device,  $t_{\text{HZCE}}$  is less than  $t_{\text{LZCE}}$  and  $t_{\text{HZOE}}$  is less than  $t_{\text{LZOE}}$ .

<sup>3.</sup> Test conditions used are Load 3.

<sup>4.</sup> This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with

<sup>5.</sup> For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

<sup>6.</sup> Test conditions used are Load 2.

<sup>7.</sup> Add 2ns to this value when the I/O ports are operating at different voltages.

<sup>8.</sup> t<sub>BDD</sub> is a calculated parameter and is the greater of t<sub>WDD</sub>-t<sub>PWE</sub> (actual) or t<sub>DDD</sub>-t<sub>SD</sub> (actual).



## **Switching Waveforms**

Figure 3. Read Cycle No.1 (Either Port Address Access)<sup>[6, 7, 8]</sup>




Figure 4. Read Cycle No.2 (Either Port CE/OE Access)[6, 9, 10]





Figure 5. Read Cycle No. 3 (Either Port) $^{[6,\ 8,\ 11,\ 12]}$ 



- 6. R/W is HIGH for read cycles.
  7. Device is continuously selected CE = V<sub>IL</sub> and UB or LB = V<sub>IL</sub>. This waveform cannot be used for semaphore reads.
  8. OE = V<sub>IL</sub>.
  9. Address will prior to or coincident with CE transition LOW.

- 8. OE = V<sub>IL</sub>.

  9. Address valid prior to or co<u>incident with CE trans</u>ition LOW.

  10. To access RAM, CE = V<sub>IL</sub>, UB or LB = V<sub>IL</sub>, SEM = V<sub>IH</sub>. To access semaphore, CE = V<sub>IH</sub>, SEM = V<sub>IL</sub>.

  11. R/W must be HIGH during all address transitions.

  12. A write occurs during the overlap (t<sub>SCE</sub> or t<sub>PWE</sub>) of a LOW CE or SEM and a LOW UB or LB.



Figure 6. Write Cycle No.1: R/W Controlled Timing<sup>[11, 12, 13, 14, 15, 16]</sup>





Figure 7. Write Cycle No. 2:  $\overline{\text{CE}}$  Controlled Timing<sup>[11, 12, 13, 18]</sup>



- Notes

  13. t<sub>HA</sub> is measured from the earlier of  $\overline{\text{CE}}$  or  $R/\overline{\text{W}}$  or  $(\overline{\text{SEM}} \text{ or } R/\overline{\text{W}})$  going HIGH at the end of write cycle.

  14. If  $\overline{\text{OE}}$  is LOW during a  $R/\overline{\text{W}}$  controlled write cycle, the write pulse width must be the larger of t<sub>PWE</sub> or (t<sub>HZWE</sub> + t<sub>SD</sub>) to allow the I/O drivers to turn off and data to be placed on the bus for the required t<sub>SD</sub>. If  $\overline{\text{OE}}$  is HIGH during an  $R/\overline{\text{W}}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t<sub>PWE</sub>.

  15. To access RAM,  $\overline{\text{CE}} = V_{IL}$ ,  $\overline{\text{SEM}} = V_{IH}$ .

  16. To access upper byte,  $\overline{\text{CE}} = V_{IL}$ ,  $\overline{\text{UB}} = V_{IL}$ ,  $\overline{\text{SEM}} = V_{IH}$ .

  To access lower byte,  $\overline{\text{CE}} = V_{IL}$ ,  $\overline{\text{UB}} = V_{IL}$ ,  $\overline{\text{SEM}} = V_{IH}$ .

  17. Transition is measured ±0 mV from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested.

- 18. During this period, the I/O pins are in the output state, and input signals must not be applied.



Figure 8. Semaphore Read After Write Timing, Either Side<sup>[19, 20]</sup>





Figure 9. Timing Diagram of Semaphore Contention<sup>[21, 22]</sup>



### Notes

<sup>19.</sup> If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.

<sup>20.</sup> CE = HIGH for the duration of the above timing (both write and read cycle).

<sup>21.</sup>  $I/O_{0R} = I/O_{0L} = LOW$  (request semaphore);  $\overline{CE_R} = \overline{CE_L} = HIGH$ .

<sup>22.</sup> If t<sub>SPS</sub> is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.



Figure 10. Timing Diagram of Read with BUSY (M/S=HIGH)[23]





Figure 11. Write Timing with Busy Input ( $M/\overline{S} = LOW$ )



Note  $\underline{\phantom{a}}$  23.  $\overline{CE}_L = \overline{CE}_R = LOW$ .



Figure 12. Busy Timing Diagram No.1 (CE Arbitration)





Figure 13. Busy Timing Diagram No.2 (Address Arbitration)<sup>[24]</sup>

### **Left Address Valid First**




### Note

<sup>24.</sup> If t<sub>PS</sub> is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.



Figure 14. Interrupt Timing Diagrams



### Notes

<sup>25.</sup>  $t_{HA}$  depends on which enable pin  $(\overline{CE}_L \text{ or } \overline{R/W}_L)$  is deasserted first. 26.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R/\overline{W}_L)$  is asserted last.




## **Ordering Information**

### 8k x16 1.8V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CYDC128B16-55AXI	AZ0AB	100-pin Pb-free TQFP	Industrial


### **Ordering Code Defintions**





### **Package Diagram**

Figure 15. 100-Pin Thin Plastic Quad Flat Pack (TQFP) A100





## **Acronyms**

Acronym	cronym Description	
CE	chip enable	
CMOS complementary metal oxide semiconduc		
I/O	input/output	
IRR	input read registers	
ODR	DR output drive registers	
ŌE	output enable	
SEM	semaphore	
SRAM	static random access memory	
TQDP	thin quad flat pack	
WE	write enable	



## **Document History Page**

Document Title: CYDC128B16 1.8 V 4 K/8 K/16 K × 16 and 8 K/16 K × 8 ConsuMoBL Dual-Port Static RAM Document Number: 001-01638				
Revision	ECN	Submission Date	Orig. of Change	Description of Change
**	385185	SEE ECN	YDT	New data sheet
*A	396697	SEE ECN	KGH	Updated ISB2 and ISB4 typo to mA. Updated tINS and tINR for -55 to 31ns.
*B	404777	SEE ECN	KGH	Updated $I_{OH}$ and $I_{OL}$ values for the 1.8V, 2.5V and 3.0V parameters $V_{OH}$ and $V_{OL}$ Replaced -35 speed bin with -40 Updated Switching Characteristics for $V_{CC}$ = 2.5V and $V_{CC}$ = 3.0V Included note 34
*C	463014	SEE ECN	HKH	Changed spec title to from "Consumer Dual-Port" to "ConsuMoBL Dual-Port" Cypress Internet Release
*D	505803	SEE ECN	HKH	Corrected typo in Features and Ordering Info sections. Cypress external web release.
*E	735537	SEE ECN	HKH	Corrected typo in Pg5 power supply section Updated tDDD timing value to be consistent with tWDD
*F	2905507	04/06/2010	YDT	Removed parts CYDC064B08-55AXI, CYDC064B16-55AXI. Updated package diagram.
*G	2930445	05/11/2010	AVF	Updated template. Removed references to inactive parts from the data sheet.
*H	3183900	02/28/11	ESH	Added ordering code defintions



### Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/powerpsoc

cypress.com/go/plc

Memory cypress.com/go/memory

Optical & Image Sensing cypress.com/go/image

PSoC cypress.com/go/psoc

Touch Sensing cypress.com/go/touch

USB Controllers cypress.com/go/USB

Wireless/RF cypress.com/go/wireless

### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2005-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-01638 Rev. \*H Revised March 1, 2011 Page 29 of 29