256K x 24 Static RAM Module

Features

- High-density 6-Megabit SRAM Module
- High-speed CMOS SRAMs
 - $-t_{AA} = 10 \text{ ns}$
- Single 3.3V power supply
- Low active power(648 W at 10 ns)
- TTL-compatible Inputs and Outputs
- · Available in standard 119-ball BGA

Functional Description


The CYM26KAH24AV33 is a 3.3V high-performance 6-Megabit static RAM organized as a 256K words by 24 bits. This module is constructed from two SRAM dies mounted on a multilayer laminate substrate combined to form a 24-bit SRAM.

Writing to the device is accomplished by taking Chip Enable $\overline{(CE)}$ and Write Enable $\overline{(WE)}$ inputs LOW. Data from I/O pins (I/O₀ through I/O₂₃), is written into the location specified on the address pins (A₀ through A₁₇).

Reading from the device is accomplished by taking Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable ($\overline{\text{WE}}$) HIGH. Then data from the memory location specified by the address pins will appear on I/O $_0$ to I/O $_2$ 3. See the truth table at the back of this data sheet for a complete description of Read and Write modes.

The input/output pins (I/O $_0$ through I/O $_{23}$) are placed in a <u>high</u>-impedance state when the device is deselected (CEHIGH), and the <u>outputs</u> are disabled (OE HIGH), or during a Write operation (CE LOW, and WE LOW).

The CYM26KAH24AV33 is available in a standard 119 BGA.



Selection Guide

		-10	-12	Unit
Maximum Access Time		10	12	ns
Maximum Operating Current	Commercial	180	170	mA
	Industrial	200	190	mA
Maximum Standby Current	Commercial Industrial	20	20	mA



Pin Configurations

119 BGA Top View

	1	2	3	4	5	6	7
Α	NC	Α	А	А	Α	Α	NC
В	NC	Α	А	CE	Α	Α	NC
С	I/O12	NC	NC ^[1]	А	NC ^[1]	NC	I/011
D	I/O13	V _{CC}	V _{SS}	V _{SS}	V _{SS}	V _{CC}	I/O10
E	I/O14	NC	V _{CC}	V _{SS}	V _{CC}	NC	I/O9
F	I/O15	V _{CC}	V _{SS}	V _{SS}	V _{SS}	V _{CC}	I/O8
G	I/O16	NC	V _{CC}	V_{SS}	V _{CC}	NC	I/O7
Н	I/O17	V _{CC}	V _{SS}	V _{SS}	V _{SS}	V _{CC}	I/O6
J	V _{CC}	V_{SS}	V _{CC}	V _{SS}	V _{CC}	V_{SS}	V_{DD}
K	I/O18	V _{CC}	V _{SS}	V_{SS}	V _{SS}	V _{CC}	I/O5
L	I/O19	NC	V _{CC}	V_{SS}	V _{CC}	NC	I/O4
М	I/O20	V _{CC}	V _{SS}	V _{SS}	V _{SS}	V _{CC}	I/O3
N	I/O21	NC	V _{CC}	V _{SS}	V _{CC}	NC	I/O2
Р	I/O22	V _{CC}	V _{SS}	V_{SS}	V _{SS}	V _{CC}	I/O1
R	I/O23	NC	NC	NC	NC	NC	I/O0
Т	NC	Α	Α	WE	Α	Α	NC
U	NC	А	А	ŌĒ	Α	А	NC

Note:

1. Bumps 3C and 5C are actually NC's but they should be wired 3C to V_{CC} and 5C to Vss to assure compatibility with future versions.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied..-55°C to +125°C Supply Voltage on V_{CC} to Relative GND^[2] -0.5V to 4.6V

DC Voltage Applied to Outputs in High-Z State $^{[2]}$ -0.5V to V $_{\rm CC}$ + 0.5V DC Input Voltage^[2].....-0.5V to V_{CC} + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}	
Commercial	0°C to +70°C	3.3V ±5%	
Industrial	–40°C to +85°C	3.3V ±5%	


Electrical Characteristics Over the Operating Range

			-10		10	-12		
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$		2.4		2.4		V
V _{OL}	Output LOW Voltage	V_{CC} = Min., I_{OL} = 8.0 mA			0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.0	V _{CC} + 0.3	2.0	V _{CC} + 0.3	V
V_{IL}	Input LOW Voltage ^[2]			-0.3	0.8	-0.3	0.8	V
I _{IX}	Input Load Current	$GND \le V_1 \le V_{CC}$		-2	+2	-2	+2	μΑ
I _{OZ}	Output Leakage Current	$GND \leq V_I \leq V_{CC},$ Output Disabled		-2	+2	-2	+2	μА
I _{CC}	V_{CC} Operating Supply $V_{CC} = Max$. $f = f_{MAX} = 1/t_{RC}$		Commercial		180		170	mA
			Industrial		200		190	mA
I _{SB1}	Automatic CE Power-down Current —TTL Inputs	Max. V_{CC} , $\overline{CE} \ge V_{IH}$ $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$			80		80	mA
I _{SB2}	Automatic CE Power-down Current —CMOS Inputs	$\begin{array}{ll} \underline{\text{Max.}} \ V_{\text{CC}}, & \text{Commer} \\ \overline{\text{CE}} \geq V_{\text{CC}} - 0.3\text{V}, & \text{Industria} \\ V_{\text{IN}} \geq V_{\text{CC}} - 0.3\text{V}, & \text{or } V_{\text{IN}} \leq 0.3\text{V}, \text{f} = 0 \end{array}$			20		20	mA

Capacitance^[2]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1$ MHz,	10	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3V$	8	pF

AC Test Loads and Waveforms



2. V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.




AC Switching Characteristics^[3] Over the Operating Range

		-1	10	-12		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle			1	•	1	
t _{RC}	Read Cycle Time	10		12		ns
t _{AA}	Address to Data Valid		10		12	ns
t _{OHA}	Data Hold from Address Change	3		3		ns
t _{ACE}	CE active to Data Valid		10		12	ns
t _{DOE}	OE LOW to Data Valid		5		6	ns
t _{LZOE}	OE LOW to Low Z	0		0		ns
t _{HZOE}	OE HIGH to High Z ^[4, 5]		5		6	ns
t _{LZCE}	CE active to Low Z ^[5]	3		3		ns
t _{HZCE}	CE inactive to High Z ^[4, 5]		5		6	ns
t _{PU}	CE active to Power-Up	0		0		ns
t _{PD}	CE inactive to Power-Down		10		12	ns
Write Cycle ^{[6,}	7]		•			
t _{WC}	Write Cycle Time	10		12		ns
t _{SCE}	CE active to Write End	7		8		ns
t _{AW}	Address Set-Up to Write End	7		8		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		ns
t _{PWE}	WE Pulse Width	7		8		ns
t _{SD}	Data Set-Up to Write End	5		6		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[5]	3		3		ns
t _{HZWE}	WE LOW to High Z ^[4, 5]		4		5	ns

Switching Waveforms

Read Cycle No. 1^[8, 9]



Notes:

- Tested initially and after any design or process changes that may affect these parameters.

 Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
- thzoe, thzoe, and thzwe are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZCE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZCE} for any given device.


 The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.

 The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.
- 9. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.




Switching Waveforms (continued)

Read Cycle No. 2 (OE Controlled)[10, 11]



Write Cycle No. 1 (CE Controlled)[12, 13]




Notes:

- 10. WE is HIGH for read cycle.
 11. Address valid prior to or coinc<u>ide</u>nt with \overline{CE} transition LOW.
 12. Data I/O is high impedance if $\overline{OE} = \underline{V_{IH}}$.
 13. If \overline{CE} goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.




Switching Waveforms (continued)

Write Cycle No. 2 (WE Controlled, OE HIGH During Write)



Write Cycle No. 3 (WE Controlled, OE LOW)



Ordering Information


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CYM26KAH24AV33-10BGC	BG119	119-Ball BGA	Commercial
10	CYM26KAH24AV33-10BGI	BG119	119-Ball BGA	Industrial
12	CYM26KAH24AV33-12BGC	BG119	119-Ball BGA	Commercial
12	CYM26KAH24AV33-12BGI	BG119	119-Ball BGA	Industrial

Note:

^{14.} During this period the I/Os are in the output state and input signals should not be applied.



Package Diagram



All product and company names mentioned in this document are the trademarks of their respective holders.





Document History Page

Document Title: CYM26KAH24AV33 256K x 24 Static RAM Module Document Number: 38-05324					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	123014	01/22/03	CS	New Data Sheet	