# National Semiconductor

# DAC0830/DAC0831/DAC0832 8-Bit $\mu$ P Compatible, Double-Buffered D to A Converters

# **General Description**

The DAC0830 is an advanced CMOS/Si-Cr 8-bit multiplying DAC designed to interface directly with the 8080, 8048, 8085, Z80<sup>®</sup>, and other popular microprocessors. A deposited silicon-chromium R-2R resistor ladder network divides the reference current and provides the circuit with excellent temperature tracking characteristics (0.05% of Full Scale Range maximum linearity error over temperature). The circuit uses CMOS current switches and control logic to achieve low power consumption and low output leakage current errors. Special circuity provides TTL logic input voltage level compatibility.

Double buffering allows these DACs to output a voltage corresponding to one digital word while holding the next digital word. This permits the simultaneous updating of any number of DACs.

The DAC0830 series are the 8-bit members of a family of microprocessor-compatible DACs (MICRO-DACTM). For applications demanding higher resolution, the DAC1000 series (10-bits) and the DAC1208 and DAC1230 (12-bits) are available alternatives.

### **Features**

- Double-buffered, single-buffered or flow-through digital data inputs
- Easy interchange and pin-compatible with 12-bit DAC1230 series
- Direct interface to all popular microprocessors
- Linearity specified with zero and full scale adjust only— NOT BEST STRAIGHT LINE FIT.
- Works with ± 10V reference-full 4-quadrant multiplication
- Can be used in the voltage switching mode
- Logic inputs which meet TTL voltage level specs (1.4V logic threshold)
- Operates "STAND ALONE" (without µP) if desired
- Available in 20-pin small-outline or molded chip carrier package

# **Key Specifications**

- Current settling time
- Resolution
   Linearity
   (guaranteed over temp.)

1 μs

- Gain Tempco 0.0002% FS/°C Low power dissipation 20 mW
- Single power supply 5 to 15 V<sub>DC</sub>



# DAC0830/DAC0831/DAC0832

# Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	17 V <sub>DC</sub>
Voltage at Any Digital Input	V <sub>CC</sub> to GND
Voltage at V <sub>REF</sub> Input	±25V
Storage Temperature Range	-65°C to +150°C
Package Dissipation at T <sub>A</sub> = 25°C (Note 3)	500 mW
DC Voltage Applied to I <sub>OUT1</sub> or I <sub>OUT2</sub> (Note 4) ESD Susceptability (Note 14)	- 100 mV to V <sub>CC</sub> 800V

# Lead Temperature (soldering, 10 sec.) Dual-In-Line Package (plastic) 260°C Dual-In-Line Package (ceramic) 300°C Surface Mount Package 215°C Vapor Phase (60 sec.) 215°C Infrared (15 sec.) 220°C

# **Operating Conditions**

Temperature Range	T <sub>MIN</sub> ≤T <sub>A</sub> ≤T <sub>MAX</sub>
Part numbers with 'LCN' suffix	0°C to + 70°C
Part numbers with 'LCWM' suffix	0°C to + 70°C
Part numbers with 'LCV' suffix	0°C to + 70°C
Part numbers with 'LCJ' suffix	-40°C to +85°C
Part numbers with 'LJ' suffix	-55°C to +125°C
Voltage at Any Digital Input	V <sub>CC</sub> to GND

**Electrical Characteristics**  $V_{REF} = 10.000 V_{DC}$  unless otherwise noted. Boldface limits apply over temperature,  $T_{MIN} \le T_A \le T_{MAX}$ . For all other limits  $T_A = 25^{\circ}$ C.

Param	eter	Conditions			$V_{CC} = 4.75 V_{DC}$ $V_{CC} = 15.75 V_{DC}$			Limit Units
					Typ (Note 12)	Tested Limit (Note 5)	Design Limit (Note 6)	
CONVERTER CH	IARACTERIS	STICS						
Resolution					8	8	8	bits
Linearity Error Ma	IX	Zero and full scale ad $-10V \le V_{BFF} \le +10V$	•	4,8				
DAC0830LJ & LC	ມ					0.05	0.05	% FSF
DAC0832LJ & LC	រ					0.2	0.2	% FSF
DAC0830LCN, LO	CWM & LCV					0.05	0.05	% FSF
DAC0831LCN						0.1	0.1	% FSF
DAC0832LCN, LO	CWM & LCV				0.2	0.2	% FSR	
Differential Nonlir Max	nearity	Zero and full scale at $-10V \le V_{\text{REF}} \le +10V$	•	4,8				
DAC0830LJ & LC	ม					0.1	0.1	% FSF
DAC0832LJ & LCJ						0.4	0.4	% FSF
DAC0830LCN, LO	CWM & LCV					0.1	0.1	% FSF
DAC0831LCN						0.2	0.2	% FSF
DAC0832LCN, LO	CWM & LCV					0.4	0.4	% FSF
Monotonicity		−10V≤V <sub>REF</sub>	LJ & LCJ	4		8	8	bits
		≤ + 10V	LCN, LCWM & LCV			8	8	bits
Gain Error Max		Using Internal $R_{fb}$ - 10V $\leq$ V <sub>REF</sub> $\leq$ + 10V	V	7	±0.2	±1	± 1	% FS
Gain Error Tempco Max		Using internal R <sub>fb</sub>			0.0002		0.0006	% FS/°C
Power Supply Re	jection	All digital inputs latch	ed high					
	-	$V_{CC} = 14.5V$ to 15.5V			0.0002	0.0025		%
		11.5V to 12.5V			0.0006			FSR/\
		4.5V to 5.5V			0.013	0.015		
Reference Input	Max				15	20	20	kΩ
	Min				15	10	10	kΩ
Output Feedthrough Error		$V_{REF} = 20 V_{P-P}$ , f = 1 All data inputs latche			3			mVp-p

2
ŝ
œ
Ö
C)
Ā
Õ
<b>_</b>
3
œ
0
C
Ā
Õ
~
õ
õ
άÕ.
Ó
Ö
Ž
ā

Parameter		60	nditions	See	V <sub>CC</sub> = 4 V <sub>CC</sub> = 1		$V_{CC} = 5 V_{DC} \pm 5\%$ $V_{CC} = 12 V_{DC} \pm 5\%$ to 15 V <sub>DC</sub> ± 5%	Limit				
, aramete				Note	Typ (Note 12)	Tested Limit (Note 5)	Design Limit (Note 6)	Units				
CONVERTER CHARACTERISTICS (Continued)												
Output Leakage Current Max	IOUT1	All data inputs latched low	LJ & LCJ LCN, LCWM & LCV	10		<b>100</b> 50	100 100	nA				
	IOUT2	All data inputs latched high	LJ & LCJ LCN, LCWM & LCV			<b>100</b> 50	100 100	nA				
Output Capacitance	IOUT1 IOUT2	All data inputs latched low	•		45 115			pF				
	I <sub>OUT1</sub> I <sub>OUT2</sub>	All data inputs latched high			130 30			pF				
DIGITAL AND D	C CHAR	ACTERISTICS										
Digital Input Voltages	Max	Logic Low	LJ 4.75V LJ 15.75V LCJ 4.75V LCJ 15.75V LCJ 15.75V LCN, LCWM, LCV			0.6 0.8 0.7 0.8 0.95	0.8	V <sub>DC</sub>				
	Min	Logic High	LJ & LCJ LCN, LCWM, LCV			<b>2.0</b> 1.9	2.0 2.0	V <sub>DC</sub>				
Digital Input Currents	Max	Digital inputs <	).8V LJ & LCJ LCN, LCWM, LCV		-50	- <b>200</b> - 160	-200 -200	μΑ μΑ				
		Digital inputs>2	LJ & LCJ LCN, LCWM, LCV		0.1	+ 10	+ 10 + 10	μΑ				
Supply Current Drain	Max		LJ & LCJ LCN, LCWM, LCV		1.2	<b>3.5</b> 1.7	3.5 2.0	mA				

**Electrical Characteristics**  $V_{REF} = 10.000 V_{DC}$  unless otherwise noted. **Boldface limits apply over temperature,**  $T_{MIN} \le T_A \le T_{MAX}$ . For all other limits  $T_A = 25^{\circ}$ C. (Continued)

Symbol Parameter			See	V <sub>CC</sub> = 15.75 V <sub>DC</sub>		$V_{CC} = 12 V_{DC} \pm 5\%$ to 15 $V_{DC} \pm 5\%$	$V_{\rm CC} = 4.75 V_{\rm DC}$		$\begin{array}{c} V_{CC} = 5 \ V_{DC} \\ \pm 5\% \end{array}$	Limit
	Conditions N		Typ (Note 12)	Tested Limit (Note 5)	Design Limit (Note 6)	Typ (Note 12)	Tested Limit (Note 5)	Design Limit (Note 6)	Units	
AC CHA	RACTERISTICS									
ts	Current Setting Time	V <sub>IL</sub> =0V, V <sub>IH</sub> =5V		1.0			1.0			μs
tw	Write and XFER Pulse Width Min	V <sub>IL</sub> =0V, V <sub>IH</sub> =5V	11 9	100	250 <b>320</b>	320	375	600 <b>900</b>	900	
t <sub>DS</sub>	Data Setup Time Min	V <sub>IL</sub> =0V, V <sub>IH</sub> =5V	9	100	250 <b>320</b>	320	375	600 <b>900</b>	900	
t <sub>DH</sub>	Data Hold Time Min	V <sub>IL</sub> =0V, V <sub>IH</sub> =5V	9		30 <b>30</b>			50 <b>50</b>		ns
tcs	Control Setup Time Min	V <sub>IL</sub> =0V, V <sub>IH</sub> =5V	9	110	250 <b>320</b>	320	600	900 <b>1100</b>	1100	
tсн	Control Hold Time Min	V <sub>IL</sub> =0V, V <sub>IH</sub> =5V	9	0	0 <b>0</b>	10	0	0 <b>0</b>		

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to GND, unless otherwise specified.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{JMAX}$ ,  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . The maximum allowable power dissipation at any temperature is  $P_D = (T_{JMAX} - T_A)/\theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower. For this device,  $T_{JMAX} = 125^{\circ}C$  (plastic) or 150°C (ceramic), and the typical junction-to-ambient thermal resistance of the J package when board mounted is 80°C/W. For the N package, this number increases to 100°C/W and for the V package this number is 120°C/W.

Note 4: For current switching applications, both I<sub>OUT1</sub> and I<sub>OUT2</sub> must go to ground or the "Virtual Ground" of an operational amplifier. The linearity error is degraded by approximately V<sub>OS</sub> ÷ V<sub>REF</sub>. For example, if V<sub>REF</sub> = 10V then a 1 mV offset, V<sub>OS</sub>, on I<sub>OUT1</sub> or I<sub>OUT2</sub> will introduce an additional 0.01% linearity error. Note 5: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Levei).

Note 6: Guaranteed, but not 100% production tested. These limits are not used to calculate outgoing quality levels.

Note 7: Guaranteed at V<sub>REF</sub> =  $\pm$  10 V<sub>DC</sub> and V<sub>REF</sub> =  $\pm$  1 V<sub>DC</sub>.

Note 8: The unit "FSR" stands for "Full Scale Range." "Linearity Error" and "Power Supply Rejection" specs are based on this unit to eliminate dependence on a particular VR<sub>EF</sub> value and to indicate the true performance of the part. The "Linearity Error" specification of the DAC0830 is "0.05% of FSR (MAX)". This guarantees that after performing a zero and full scale adjustment (see Sections 2.5 and 2.6), the plot of the 256 analog voltage outputs will each be within 0.05% × VR<sub>EF</sub> of a straight line which passes through zero and full scale.

Note 9: Boldface tested limits apply to the LJ and LCJ suffix parts only.

Note 10: A 100nA leakage current with  $R_{fb}$  = 20k and  $V_{REF}$  = 10V corresponds to a zero error of  $(100 \times 10^{-9} \times 20 \times 10^3) \times 100/10$  which is 0.02% of FS.

Note 11: The entire write pulse must occur within the valid data interval for the specified tw, tDS, tDH, and tS to apply.

Note 12: Typicals are at 25°C and represent most likely parametric norm.

Note 13: Human body model, 100 pF discharged through a 1.5  $k\Omega$  resistor.

# Switching Waveform



# **Definition of Package Pinouts**

Control Signals (All control signals level actuated)

- CS: Chip Select (active low). The CS in combination with ILE will enable WR<sub>1</sub>.
- ILE: Input Latch Enable (active high). The ILE in combination with CS enables WR<sub>1</sub>.
- WR<sub>1</sub>: Write 1. The active low WR<sub>1</sub> is used to load the digital input data bits (DI) into the input latch. The data in the input latch is latched when WR<sub>1</sub> is high. To update the input latch—CS and WR<sub>1</sub> must be low while ILE is high.
- WR<sub>2</sub>: Write 2 (active low). This signal, in combination with XFER, causes the 8-bit data which is available in the input latch to transfer to the DAC register.
- XFER: Transfer control signal (active low). The XFER will enable WR<sub>2</sub>.

#### **Other Pin Functions**

- Dig-Di7: Digital Inputs. Dl<sub>0</sub> is the least significant bit (LSB) and Dl<sub>7</sub> is the most significant bit (MSB).
- **IOUT1:** DAC Current Output 1. I<sub>OUT1</sub> is a maximum for a digital code of all 1's in the DAC register, and is zero for all 0's in DAC register.
- R<sub>fb</sub>: Feedback Resistor. The feedback resistor is provided on the IC chip for use as the shunt

feedback resistor for the external op amp which is used to provide an output voltage for the DAC. This on-chip resistor should always be used (not an external resistor) since it matches the resistors which are used in the on-chip R-2R ladder and tracks these resistors over temperature.

- V<sub>REF</sub>: Reference Voltage Input. This input connects an external precision voltage source to the internal R-2R ladder. V<sub>REF</sub> can be selected over the range of +10 to -10V. This is also the analog voltage input for a 4-quadrant multiplying DAC application.
- V<sub>CC</sub>: Digital Supply Voltage. This is the power supply pin for the part. V<sub>CC</sub> can be from +5 to +15V<sub>DC</sub>. Operation is optimum for +15V<sub>DC</sub>.
- **GND:** The pin 10 voltage must be at the same ground potential as I<sub>OUT1</sub> and I<sub>OUT2</sub> for current switching applications. Any difference of potential (V<sub>OS</sub> pin 10) will result in a linearity change of

#### V<sub>OS</sub> pin 10 3V<sub>RFF</sub>

For example, if V<sub>REF</sub> = 10V and pin 10 is 9mV offset from  $I_{OUT1}$  and  $I_{OUT2}$  the linearity change will be 0.03%.

Pin 3 can be offset  $\pm 100$ mV with no linearity change, but the logic input threshold will shift.

DAC0830/DAC0831/DAC0832

#### **Linearity Error** 1/2 LSB ERROR BAN ACTUAL ACTUAL ACTUA ANALOG OUTPUT NALOG OUTPUT NALOG OUTPUT 1 LSB ERROR VALSE FREDE , IDEAL RESPONSE IDEAI , IDEAL RESPONSE DIGITAL INPUT DIGITAL INPUT DIGITAL INPUT TL/H/5608-3 a) End point test after b) Best straight line c) Shifting fs adj. to pass zero and fs adj. best straight line test

# **Definition of Terms**

**Resolution:** Resolution is directly related to the number of switches or bits within the DAC. For example, the DAC0830 has  $2^8$  or 256 steps and therefore has 8-bit resolution.

**Linearity Error:** Linearity Error is the maximum deviation from a *straight line passing through the endpoints of the DAC transfer characteristic.* It is measured after adjusting for zero and full-scale. Linearity error is a parameter intrinsic to the device and cannot be externally adjusted.

National's linearity "end point test" (a) and the "best straight line" test (b,c) used by other suppliers are illustrated above. The "end point test" greatly simplifies the adjustment procedure by eliminating the need for multiple iterations of checking the linearity and then adjusting full scale until the linearity is met. The "end point test" guarantees that linearity is met after a single full scale adjust. (One adjustment vs. multiple iterations of the adjustment.) The "end point test" uses a standard zero and F.S. adjustment procedure and is a much more stringent test for DAC linearity.

**Power Supply Sensitivity:** Power supply sensitivity is a measure of the effect of power supply changes on the DAC full-scale output.

Settling Time: Settling time is the time required from a code transition until the DAC output reaches within  $\pm \frac{1}{2}$ LSB of the final output value. Full-scale settling time requires a zero to full-scale or full-scale to zero output change.

DAC0830/DAC0831/DAC0832

Full-Scale Error: Full scale error is a measure of the output error between an ideal DAC and the actual device output. Ideally, for the DAC0830 series, full-scale is  $V_{REF} - 1LSB$ . For  $V_{REF} = 10V$  and unipolar operation,  $V_{FULL-SCALE} = 10.0000V - 39mV = 9.961V$ . Full-scale error is adjustable to zero.

**Differential Nonlinearity:** The difference between any two consecutive codes in the transfer curve from the theoretical 1 LSB is differential nonlinearity.

**Monotonic:** If the output of a DAC increases for increasing digital input code, then the DAC is monotonic. An 8-bit DAC which is monotonic to 8 bits simply means that increasing digital input codes will produce an increasing analog output.





### **DAC0830 Series Application Hints**

These DAC's are the industry's first microprocessor compatible, double-buffered 8-bit multiplying D to A converters. Double-buffering allows the utmost application flexibility from a digital control point of view. This 20-pin device is also pin for pin compatible (with one exception) with the DAC1230, a 12-bit MICRO-DAC. In the event that a system's analog output resolution and accuracy must be upgraded, substituting the DAC1230 can be easily accomplished. By tying address bit A<sub>0</sub> to the ILE pin, a two-byte  $\mu$ P write instruction (double precision) which automatically increments the address for the second byte write (starting with A<sub>0</sub>= "1") can be used. This allows either an 8-bit or the 12-bit part to be used with no hardware or software changes. For the simplest 8-bit application, this pin should be tied to V<sub>CC</sub> (also see other uses in section 1.1).

Analog signal control versatility is provided by a precision R-2R ladder network which allows full 4-quadrant multiplication of a wide range bipolar reference voltage by an applied digital word.

#### **1.0 DIGITAL CONSIDERATIONS**

A most unique characteristic of these DAC's is that the 8-bit digital input byte is double-buffered. This means that the data must transfer through two independently controlled 8bit latching registers before being applied to the R-2R ladder network to change the analog output. The addition of a second register allows two useful control features. First, any DAC in a system can simultaneously hold the current DAC data in one register (DAC register) and the next data word in the second register (input register) to allow fast updating of the DAC output on demand. Second, and probably more important, double-buffering allows any number of DAC's in a system to be updated to their new analog output levels simultaneously via a common strobe signal.

The timing requirements and logic level convention of the register control signals have been designed to minimize or eliminate external interfacing logic when applied to most popular microprocessors and development systems. It is easy to think of these converters as 8-bit "write-only" memory locations that provide an analog output quantity. All inputs to these DAC's meet TTL voltage level specs and can also be driven directly with high voltage CMOS logic in non-microprocessor based systems. To prevent damage to the chip from static discharge, all unused digital inputs should be tied to V<sub>CC</sub> or ground. If any of the digital inputs are inadvertantly left floating, the DAC interprets the pin as a logic "1".

#### 1.1 Double-Buffered Operation

Updating the analog output of these DAC's in a double-buffered manner is basically a two step or double write operation. In a microprocessor system two unique system addresses must be decoded, one for the input latch controlled by the  $\overline{CS}$  pin and a second for the DAC latch which is controlled by the  $\overline{XFER}$  line. If more than one DAC is being driven, *Figure 2*, the  $\overline{CS}$  line of each DAC would typically be decoded individually, but all of the converters could share a common  $\overline{XFER}$  address to allow simultaneous updating of any number of DAC's. The timing for this operation is shown, *Figure 3*.

It is important to note that the analog outputs that will change after a simultaneous transfer are those from the DAC's whose input register had been modified prior to the XFER command.



The ILE pin is an active high chip select which can be decoded from the address bus as a qualifier for the normal  $\overline{CS}$ signal generated during a write operation. This can be used to provide a higher degree of decoding unique control signals for a particular DAC, and thereby create a more efficient addressing scheme.

Another useful application of the ILE pin of each DAC in a multiple DAC system is to tie these inputs together and use this as a control line that can effectively "freeze" the outputs of all the DAC's at their present value. Pulling this line low latches the input register and prevents new data from being written to the DAC. This can be particularly useful in multiprocessing systems to allow a processor other than the

one controlling the DAC's to take over control of the data bus and control lines. If this second system were to use the same addresses as those decoded for DAC control (but for a different purpose) the ILE function would prevent the DAC's from being erroneously altered.

In a "Stand-Alone" system the control signals are generated by discrete logic. In this case double-buffering can be controlled by simply taking  $\overline{CS}$  and  $\overline{XFER}$  to a logic "0", ILE to a logic "1" and pulling  $\overline{WR_1}$  low to load data to the input latch. Pulling  $\overline{WR_2}$  low will then update the analog output. A logic "1" on either of these lines will prevent the changing of the analog output.



#### 1.2 Single-Buffered Operation

In a microprocessor controlled system where maximum data throughput to the DAC is of primary concern, or when only one DAC of several needs to be updated at a time, a single-buffered configuration can be used. One of the two internal registers allows the data to flow through and the other register will serve as the data latch.

Digital signal feedthrough (see Section 1.5) is minimized if the input register is used as the data latch. Timing for this mode is shown in *Figure 4*.

Single-buffering in a "stand-alone" system is achieved by strobing  $\overline{WR_1}$  low to update the DAC with  $\overline{CS}$ ,  $\overline{WR_2}$  and  $\overline{XFER}$  grounded and ILE tied high.

#### **1.3 Flow-Through Operation**

Though primarily designed to provide microprocessor interface compatibility, the MICRO-DAC's can easily be configured to allow the analog output to continuously reflect the state of an applied digital input. This is most useful in applications where the DAC is used in a continuous feedback control loop and is driven by a binary up-down counter, or in function generation circuits where a ROM is continuously providing DAC data.

Simply grounding  $\overline{CS}$ ,  $\overline{WR_1}$ ,  $\overline{WR_2}$ , and  $\overline{XFER}$  and tying ILE high allows both internal registers to follow the applied digital inputs (flow-through) and directly affect the DAC analog output.

#### **1.4 Control Signal Timing**

When interfacing these MICRO-DAC to any microprocessor, there are two important time relationships that must be considered to insure proper operation. The first is the minimum  $\overline{WR}$  strobe pulse width which is specified as 900 ns for all valid operating conditions of supply voltage and ambient temperature, but typically a pulse width of only 180ns is adequate if  $V_{CC}$ = 15 $V_{DC}$ . A second consideration is that the guaranteed minimum data hold time of 50ns should

be met or erroneous data can be latched. This hold time is defined as the length of time data must be held valid on the digital inputs *after* a qualified (via  $\overline{CS}$ )  $\overline{WR}$  strobe makes a low to high transition to latch the applied data.

If the controlling device or system does not inherently meet these timing specs the DAC can be treated as a slow memory or peripheral and utilize a technique to extend the write strobe. A simple extension of the write time, by adding a wait state, can simultaneously hold the write strobe active and data valid on the bus to satisfy the minimum WR pulsewidth. If this does not provide a sufficient data hold time at the end of the write cycle, a negative edge triggered oneshot can be included between the system write strobe and the WR pin of the DAC. This is illustrated in *Figure 5* for an exemplary system which provides a 250ns WR strobe time with a data hold time of less than 10ns.

The proper data set-up time prior to the latching edge (LO to HI transition) of the  $\overline{WR}$  strobe, is insured if the  $\overline{WR}$  pulsewidth is within spec and the data is valid on the bus for the duration of the DAC  $\overline{WR}$  strobe.

#### 1.5 Digital Signal Feedthrough

When data is latched in the internal registers, but the digital inputs are changing state, a narrow spike of current may flow out of the current output terminals. This spike is caused by the rapid switching of internal logic gates that are responding to the input changes.

There are several recommendations to minimize this effect. When latching data in the DAC, always use the input register as the latch. Second, reducing the V<sub>CC</sub> supply for the DAC from + 15V to +5V offers a factor of 5 improvement in the magnitude of the feedthrough, but at the expense of internal logic switching speed. Finally, increasing C<sub>C</sub> (*Figure 8*) to a value consistent with the actual circuit bandwidth requirements can provide a substantial damping effect on any output spikes.

#### DAC0830 Series Application Hints (Continued)



TL/H/5608-8

#### FIGURE 5. Accommodating a High Speed System

#### 2.0 ANALOG CONSIDERATIONS

The fundamental purpose of any D to A converter is to provide an accurate analog output quantity which is representative of the applied digital word. In the case of the DAC0830, the output,  $I_{OUT1}$ , is a current directly proportional to the product of the applied reference voltage and the digital input word. For application versatility, a second output,  $I_{OUT2}$ , is provided as a current directly proportional to the complement of the digital input. Basically:

$$I_{OUT1} = \frac{V_{REF}}{15 \text{ k}\Omega} \times \frac{\text{Digital Input}}{256};$$
$$I_{OUT2} = \frac{V_{REF}}{15 \text{ k}\Omega} \times \frac{255 - \text{Digital Input}}{256}$$

where the digital input is the decimal (base 10) equivalent of the applied 8-bit binary word (0 to 255),  $V_{REF}$  is the voltage at pin 8 and 15 k $\Omega$  is the nominal value of the internal resistance, R, of the R-2R ladder network (discussed in Section 2.1).

Several factors external to the DAC itself must be considered to maintain analog accuracy and are covered in subsequent sections.

#### 2.1 The Current Switching R-2R Ladder

The analog circuitry, *Figure 6*, consists of a silicon-chromium (SiCr or Si-chrome) thin film R-2R ladder which is deposited on the surface oxide of the monolithic chip. As a result, there are no parasitic diode problems with the ladder (as there may be with diffused resistors) so the reference voltage,  $V_{REF}$ , can range -10V to +10V even if  $V_{CC}$  for the device is  $5V_{DC}$ .

The digital input code to the DAC simply controls the position of the SPDT current switches and steers the available ladder current to either  $I_{OUT1}$  or  $I_{OUT2}$  as determined by the logic input level ("1" or "0") respectively, as shown in

Figure 6. The MOS switches operate in the current mode with a small voltage drop across them and can therefore switch currents of either polarity. This is the basis for the 4-quadrant multiplying feature of this DAC.

#### 2.2 Basic Unipolar Output Voltage

To maintain linearity of output current with changes in the applied digital code, it is important that the voltages at both of the current output pins be as near ground potential  $(0V_{DC})$  as possible. With  $V_{REF}$  + 10V every millivolt appearing at either  $I_{OUT1}$  or  $I_{OUT2}$  will cause a 0.01% linearity error. In most applications this output current is converted to a voltage by using an op amp as shown in *Figure 7*.

The inverting input of the op amp is a "virtual ground" created by the feedback from its output through the internal 15 k $\Omega$  resistor, R<sub>fb</sub>. All of the output current (determined by the digital input and the reference voltage) will flow through R<sub>fb</sub> to the output of the amplifier. Two-quadrant operation can be obtained by reversing the polarity of V<sub>REF</sub> thus causing I<sub>OUT1</sub> to flow into the DAC and be sourced from the output of the amplifier. The output voltage, in either case, is always equal to I<sub>OUT1</sub> × R<sub>fb</sub> and is the opposite polarity of the reference voltage.

The reference can be either a stable DC voltage source or an AC signal anywhere in the range from -10V to +10V. The DAC can be thought of as a digitally controlled attenuator: the output voltage is always less than or equal to the applied reference voltage. The V<sub>REF</sub> terminal of the device presents a nominal impedance of 15 k $\Omega$  to ground to external circuitry.

Always use the internal  $R_{fb}$  resistor to create an output voltage since this resistor matches (and tracks with temperature) the value of the resistors used to generate the output current ( $I_{OUT1}$ ).

## DAC0830 Series Application Hints (Continued)





#### 2.3 Op Amp Considerations

The op amp used in *Figure 7* should have offset voltage nulling capability (See Section 2.5).

The selected op amp should have as low a value of input bias current as possible. The product of the bias current times the feedback resistance creates an output voltage error which can be significant in low reference voltage applications. BI-FET op amps are highly recommended for use with these DACs because of their very low input current.

Transient response and settling time of the op amp are important in fast data throughput applications. The largest stability problem is the feedback pole created by the feedback resistance, R<sub>tb</sub>, and the output capacitance of the DAC. This appears from the op amp output to the (-) input and includes the stray capacitance at this node. Addition of a lead capacitance, C<sub>C</sub> in *Figure 8*, greatly reduces overshoot and ringing at the output for a step change in DAC output current.

Finally, the output voltage swing of the amplifier must be greater than  $V_{\text{REF}}$  to allow reaching the full scale output voltage. Depending on the loading on the output of the amplifier and the available op amp supply voltages (only  $\pm 12$  volts in many development systems), a reference voltage less than 10 volts may be necessary to obtain the full analog output voltage range.

#### 2.4 Bipolar Output Voltage with a Fixed Reference

The addition of a second op amp to the previous circuitry can be used to generate a bipolar output voltage from a fixed reference voltage. This, in effect, gives sign significance to the MSB of the digital input word and allows two-quadrant multiplication of the reference voltage. The polarity of the reference can also be reversed to realize full 4-quadrant multiplication:  $\pm V_{\text{REF}} \times \pm \text{Digital Code} = \pm V_{\text{OUT}}$ . This circuit is shown in *Figure 9*.

This configuration features several improvements over existing circuits for bipolar outputs with other multiplying DACs. Only the offset voltage of amplifier 1 has to be nulled to preserve linearity of the DAC. The offset voltage error of the second op amp (although a constant output voltage error) has no effect on linearity. It should be nulled only if absolute output accuracy is required. Finally, the values of the resistors around the second amplifier do not have to match the internal DAC resistors, they need only to match and temperature track each other. A thin film 4-resistor network available from Beckman Instruments, Inc. (part no. 694-3-R10K-D) is ideally suited for this application. These resistors are matched to 0.1% and exhibit only 5 ppm/°C resistance tracking temperature coefficient. Two of the four available 10 kn resistors can be paralleled to form R in Figure 9 and the other two can be used independently as the resistances labeled 2R.

TL/H/5608-9

#### 2.5 Zero Adjustment

For accurate conversions, the input offset voltage of the output amplifier must always be nulled. Amplifier offset errors create an overall degradation of DAC linearity.

The fundamental purpose of zeroing is to make the voltage appearing at the DAC outputs as near  $0V_{DC}$  as possible. This is accomplished for the typical DAC — op amp connection (*Figure 7*) by shorting out R<sub>fb</sub>, the amplifier feedback resistor, and adjusting the V<sub>OS</sub> nulling potentiometer of the op amp until the output reads zero volts. This is done, of course, with an applied digital code of all zeros if I<sub>OUT1</sub> is driving the op amp (all one's for I<sub>OUT2</sub>). The short around R<sub>fb</sub> is then removed and the converter is zero adjusted.



#### 2.6 Full-Scale Adjustment

In the case where the matching of R<sub>fb</sub> to the R value of the R-2R ladder (typically ±0.2%) is insufficient for full-scale accuracy in a particular application, the V<sub>REF</sub> voltage can be adjusted or an external resistor and potentiometer can be added as shown in *Figure 10* to provide a full-scale adjustment.

The temperature coefficients of the resistors used for this adjustment are an important concern. To prevent degradation of the gain error temperature coefficient by the external resistors, their temperature coefficients ideally would have to match that of the internal DAC resistors, which is a highly impractical constraint. For the values shown in *Figure 10*, if the resistor and the potentiometer each had a temperature coefficient of  $\pm$  100 ppm/°C maximum, the overall gain error temperature coefficient would be degraded a maximum of 0.0025%/°C for an adjustment pot setting of less than 3% of R<sub>fb</sub>.

#### 2.7 Using the DAC0830 in a Voltage Switching Configuration

The R-2R ladder can also be operated as a voltage switching network. In this mode the ladder is used in an inverted

manner from the standard current switching configuration. The reference voltage is connected to one of the current output terminals ( $I_{OUT1}$  for true binary digital control,  $I_{OUT2}$  is for complementary binary) and the output voltage is taken from the normal V<sub>REF</sub> pin. The converter output is now a voltage in the range from 0V to 255/256 V<sub>REF</sub> as a function of the applied digital code as shown in *Figure 11*.







This configuration offers several useful application advantages. Since the output is a voltage, an external op amp is not necessarily required but the output impedance of the DAC is fairly high (equal to the specified reference input resistance of 10 k $\Omega$  to 20 k $\Omega$ ) so an op amp may be used for buffering purposes. Some of the advantages of this mode are illustrated in *Figures 12, 13, 14* and *15.* 

There are two important things to keep in mind when using this DAC in the voltage switching mode. The applied reference voltage must be positive since there are internal parasitic diodes from ground to the  $I_{OUT1}$  and  $I_{OUT2}$  terminals which would turn on if the applied reference went negative. There is also a dependence of conversion linearity and



 Voltage switching mode eliminates output signal inversion and therefore a need for a negative power supply.

 $\bullet$  Zero code output voltage is limited by the low level output saturation voltage of the op amp. The 2 k $\Omega$  pull-down resistor helps to reduce this voltage.

. VOS of the op amp has no effect on DAC linearity.

#### FIGURE 12. Single Supply DAC

gain error on the voltage difference between V<sub>CC</sub> and the voltage applied to the normal current output terminals. This is a result of the voltage drive requirements of the ladder switches. To ensure that all 8 switches turn on sufficiently (so as not to add significant resistance to any leg of the ladder and thereby introduce additional linearity and gain errors) it is recommended that the applied reference voltage be kept less than  $+5V_{DC}$  and  $V_{CC}$  be at least 9V more positive than  $V_{REF}$ . These restrictions ensure less than 0.1% linearity and gain error change. *Figures 16, 17* and *18* characterize the effects of bringing V<sub>REF</sub> and V<sub>CC</sub> closer together as well as typical temperature performance of this voltage switching configuration.



•  $V_{OUT} = 2.5V \left(\frac{D}{128} - 1\right)$ 

• Slewing and settling time for a full scale output change is  $\approx$  1.8  $\mu$ s

#### FIGURE 13. Obtaining a Bipolar Output from a Fixed Reference with a Single Op Amp



# **DAC0830/DAC0831/DAC0832**

# DAC0830 Series Application Hints (Continued)

#### 2.8 Miscellaneous Application Hints

These converters are CMOS products and reasonable care should be exercised in handling them to prevent catastrophic failures due to static discharge.

Conversion accuracy is only as good as the applied reference voltage so providing a stable source over time and temperature changes is an important factor to consider.

A "good" ground is most desirable. A single point ground distribution technique for analog signals and supply returns keeps other devices in a system from affecting the output of the DACs.

During power-up supply voltage sequencing, the -15V (or -12V) supply of the op amp may appear first. This will cause the output of the op amp to bias near the negative supply potential. No harm is done to the DAC, however, as the on-chip 15 k $\Omega$  feedback resistor sufficiently limits the current flow from  $|_{OUT1}$  when this lead is internally clamped to one diode drop below ground.

Careful circuit construction with minimization of lead lengths around the analog circuitry, is a primary concern. Good high frequency supply decoupling will aid in preventing inadvertant noise from appearing on the analog output.

# **Applications**

#### **DAC Controlled Amplifier (Volume Control)**



$$V_{OUT} = \frac{-V_{IN}(256)}{D}$$

• When D=0, the amplifier will go open loop and the output will saturate.

• Feedback impedance from the --input to the output varies from 15 k $\Omega$  to  $\infty$  as the input code changes from full-scale to zero.

Overall noise reduction and reference stability is of particular concern when using the higher accuracy versions, the DAC0830 and DAC0831, or their advantages are wasted.

#### 3.0 GENERAL APPLICATION IDEAS

The connections for the control pins of the digital input registers are purposely omitted. Any of the control formats discussed in Section 1 of the accompanying text will work with any of the circuits shown. The method used depends on the overall system provisions and requirements.

The digital input code is referred to as D and represents the decimal equivalent value of the 8-bit binary input, for example:

		B	inary	/ Inp				
Pir MS	13 B						n 7 SB	D Decimal Equivalent
1	1	1	1	1	1	1	1	255
1	0	0	0	0	0	0	0	128
0	0	0	1	0	0	0	0	16
0	0	0	0	0	0	1	0	2
0	0	0	0	0	0	0	0	0

#### **Capacitance Multiplier**



TL/H/5608-16

•  $C_{EQUIV} = C_1 \left( 1 + \frac{256}{D} \right)$ 

limi

Maximum voltage across the equivalent capacitance is

ted to 
$$\frac{V_{OMAX} (op amp)}{1 + \frac{256}{D}}$$

• C2 is used to improve settling time of op amp.





 Digital inputs can be supplied from a processor using opto isolators on each input or the DAC latches can flow-through (connect control lines to pins 3 and 10 of the DAC) and the input data can be set by SPST toggle switches to ground (pins 3 and 10).

#### **DAC Controlled Exponential Time Response**



TL/H/5608-20

- Output responds exponentially to input changes and automatically stops when  $V_{OUT}\!=\!V_{IN}$
- Output time constant is directly proportional to the DAC input code and capacitor C
- · Input voltage must be positive (See section 2.7)

Tempera	ure Range		0°C to +70°		~40°C to +85°C	-55°C to + 125°C
	0.05% FSR	DAC0830LCN	DAC0830LCM	DAC0830LCV	DAC0830LCJ	DAC0830LJ
Non Linearity	0.1% FSR	DAC0831LCN				
	0.2% FSR	DAC0832LCN	DAC0832LCM	DAC0832LCV	DAC0832LCJ	DAC0832LJ
Packa		N20A—Molded DIP	M20B Small Outline	V20A Chip Carrier	J20A—Ce	