

# DAC1020/DAC1021/DAC1022 10-Bit Binary Multiplying D/A Converter DAC1220/DAC1221/DAC1222 12-Bit Binary Multiplying D/A Converter

### **General Description**


The DAC1020 and the DAC1220 are, respectively, 10 and 12-bit binary multiplying digital-to-analog converters. A deposited thin film R-2R resistor ladder divides the reference current and provides the circuit with excellent temperature tracking characteristics (0.0002%/°C linearity error temperature coefficient maximum). The circuit uses CMOS current switches and drive circuitry to achieve low power consumption (30 mW max) and low output leakages (200 nA max). The digital inputs are compatible with DTL/TTL logic levels as well as full CMOS logic level swings. This part, combined with an external amplifier and voltage reference, can be used as a standard D/A converter; however, it is also very attractive for multiplying applications (such as digitally controlled gain blocks) since its linearity error is essentially independent of the voltage reference. All inputs are protected from damage due to static discharge by diode clamps to V+

This part is available with 10-bit (0.05%), 9-bit (0.10%), and 8-bit (0.20%) non-linearity guaranteed over temperature

(note 1 of electrical characteristics). The DAC1020, DAC1021 and DAC1022 are direct replacements for the 10-bit resolution AD7520 and AD7530 and equivalent to the AD7533 family. The DAC1220, DAC1221 and DAC1222 are direct replacements for the 12-bit resolution AD7521 and AD7531 family.

### **Features**

- ☐ Linearity specified with zero and full-scale adjust only
- Non-linearity guaranteed over temperature
- □ Integrated thin film on CMOS structure
- 10-bit or 12-bit resolution
- □ Low power dissipation 10 mW @15V typ
- Accepts variable or fixed reference -25V≤V<sub>REF</sub>≤25V
- 4-quadrant multiplying capability
- ☐ Interfaces directly with DTL, TTL and CMOS
- ☐ Fast settling time—500 ns typ
- □ Low feedthrough error—1/2 LSB @100 kHz typ



## Ordering Information

#### 10-BIT D/A CONVERTERS

Temperatu	ure Range	0	°C to 70°C	-40	0°C to +85°C	-55°C to +125°C			
	0.05%	DAC1020LCN	AD7520LN,AD7530LN	DAC1020LCJ	AD7520LD,AD7530LD	DAC1020LJ	AD7520UD		
Non- Linearity	0.10%	DAC1021LCN	AD7520KN,AD7530KN	DAC1021LCJ	AD7520KD,AD7530KD	DAC1021LJ	AD7520TD		
Linearity	0.20%	DAC1022LCN	AD7520JN,AD7530JN	DAC1022LCJ	AD7520JD,AD7530JD	DAC1022LJ	AD7520SD		
Package Outline N16A					J16A	J16A			
12-BIT D/A CONVERTERS									

# emperature Range 0°C to 70°C -4

ı	remperature Hange		U	C 10 /0 C	-40	7 C to +85 C	-55°C to + 125°C		
ı		0.05%	DAC1220LCN	AD7521LN,AD7531LN	DAC1220LCJ	AD7521LD,AD7531LD	DAC1220LJ	AD7521UD	
ı	Non- Linearity	0.10%	DAC1221LCN	AD7521KN,AD7531KN					
I	Linearity	0.20%	DAC1222LCN	AD7521JN,AD7531JN	DAC1222LCJ	AD7521JD,AD7531JD	DAC1222LJ	AD7521SD	
1	Package Outline			N18A		.I18A	1184		

Note. Devices may be ordered by either part number.

#### **Absolute Maximum Ratings** (Note 5) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. V+ to Gnd VREE to Gnd ± 25V Digital Input Voltage Range V+ to Gnd DC Voltage at Pin 1 or Pin 2 (Note 3) $-\,100$ mV to V $^+$ Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 sec.) Dual-In-Line Package (plastic) 260°C Dual-In-Line Package (ceramic) 300°C ESD Susceptibility (Note 4) 800V

Operating Ratings			
	Min	Max	Units
Temperature (T <sub>A</sub> )			
DAC1020LJ, DAC1021LJ	-55	+ 125	°C
DAC1022LJ, DAC1220LJ	-55	+ 125	°C
DAC1222LJ	-55	+ 125	°C
DAC1020LCJ, DAC1021LCJ	-40	+85	°C
DAC1022LCJ, DAC1220LCJ	-40	+85	°C
DAC1222LCJ	-40	+85	°C
DAC1020LCN, DAC1021LCN	0	+ 70	°C
DAC1022LCN, DAC1220LCN	0	+ 70	°C
DAC1221LCN, DAC1222LCN	0	+70	°C

### Electrical Characteristics (V+ = 15V, V<sub>REF</sub> = 10.000V, T<sub>A</sub> = 25°C unless otherwise specified)

Parameter	Conditions	DAC	1020, DAC10	AC1021, 22	DAC	Units		
		Min	Тур	Max	Min	Тур	Max	
Resolution		10			12			Bits
Linearity Error  10-Bit Parts 9-Bit Parts 8-Bit Parts	T <sub>MIN</sub> < T <sub>A</sub> < T <sub>MAX</sub> , - 10V < V <sub>REF</sub> < + 10V, (Note 1) End Point Adjustment Only (See Linearity Error in Definition of Terms) DAC1020, DAC1220 DAC1021, DAC1221 DAC1022, DAC1222			0.05 0.10 0.20		,	0.05 0.10 0.20	% FSR % FSR % FSR
Linearity Error Tempco	-10V≤V <sub>REF</sub> ≤+10V, (Notes 1 and 2)			0.0002			0.0002	% FS/°0
Full-Scale Error	-10V≤V <sub>REF</sub> ≤+10V, (Notes 1 and 2)		0.3	1.0		0.3	1.0	% FS
Full-Scale Error Tempco	T <sub>MIN</sub> <t<sub>A<t<sub>MAX, (Note 2)</t<sub></t<sub>			0.001			0.001	% FS/°0
Output Leakage Current IOUT 1 IOUT 2	T <sub>MIN</sub> ≤T <sub>A</sub> ≤T <sub>MAX</sub> All Digital Inputs Low All Digital Inputs High			200 200			200 200	nA nA
Power Supply Sensitivity	All Digital Inputs High, $14V \le V^+ \le 16V$ , (Note 2), (Figure 2)		0.005			0.005		% FS/V
V <sub>REF</sub> Input Resistance		10	15	20	10	15	20	kΩ
Full-Scale Current Settling Time	$R_L = 100\Omega$ from 0 to 99, 95% FS All Digital Inputs Switched Simultaneously		500			500		ns
V <sub>REF</sub> Feedthrough	All Digital Inputs Low, V <sub>REF</sub> = 20 Vp-p @ 100 kHz J Package (Note 4) N Package		6 2	10 9 5		6 2	10 9 5	mVp-p mVp-p mVp-p
Output Capacitance								
OUT 1	All Digital Inputs Low All Digital Inputs High		40 200			40 200		pF pF
OUT 2	All Digital Inputs Low All Digital Inputs High		200 40			200 40		pF pF

## $\textbf{Electrical Characteristics} \ \, \text{(V+} = 15\text{V}, \text{V}_{\text{REF}} = 10.000\text{V}, \text{T}_{\text{A}} = 25^{\circ}\text{C unless otherwise specified)} \, \, \text{(Continued)} \, \, \text{(Cont$

Parameter	Conditions	DAG	DAC 1022	•	DAG	Units		
		Min	Тур	Max	Min	Тур	Max	
Digital Input Low Threshold High Threshold	(Figure 1) T <sub>MIN</sub> <t<sub>A<t<sub>MAX T<sub>MIN</sub><t<sub>A<t<sub>MAX</t<sub></t<sub></t<sub></t<sub>	2.4		0.8	2.4		0.8	V V
Digital Input Current	T <sub>MIN</sub> ≤T <sub>A</sub> ≤T <sub>MAX</sub> Digital Input High Digital Input Low		1 -50	100 200		1 -50	100 -200	μA μA
Supply Current	All Digital Inputs High All Digital Inputs Low		0.2 0.6	1.6 2		0.2 0.6	1.6 2	mA mA
Operating Power Supply Range	(Figures 1 and 2)	5		15	5		15	٧

Note 1: V<sub>REF</sub> = ±10V and V<sub>REF</sub> = ±1V. A linearity error temperature coefficient of 0.0002% FS for a 45°C rise only guarantees 0.009% maximum change in linearity error. For instance, if the linearity error at 25°C is 0.045% FS it could increase to 0.054% at 70°C and the DAC will be no longer a 10-bit part. Note, however, that the linearity error is specified over the device full temperature range which is a more stringent specification since *it includes* the linearity error temperature coefficient.

Note 2: Using internal feedback resistor as shown in Figure 3.

Note 3: Both I<sub>OUT 1</sub> and I<sub>OUT 2</sub> must go to ground or the virtual ground of an operational amplifier. If V<sub>REF</sub> = 10V, every millivolt offset between I<sub>OUT 1</sub> or I<sub>OUT 2</sub> 0.005% linearity error will be introduced.

Note 4: Human body model, 100 pF discharged through a 1.5 k $\Omega$  resistor.

Note 5: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 6: The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{JMAX}$ ,  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . The maximum allowable power dissipation at any temperature is  $P_D = (T_{JMAX} - T_A)/\theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower. For this device,  $T_{JMAX} = 125^{\circ}C$ , and the typical junction-to-ambient thermal resistance of the J18 package when board mounted is 85°C/W. For the J16 package, this number increases to 90°C/W, for the N18 package,  $\theta_{JA}$  is 120°C/W, and for the N16 this number is 125°C/W.

### **Typical Performance Characteristics**





FIGURE 1. Digital Input Threshold vs Ambient Temperature



TL/H/5689-2

FIGURE 2. Gain Error Variation vs V+

### **Typical Applications**

The following applications are also valid for 12-bit systems using the DAC1220 and 2 additional digital inputs.

#### Operational Amplifier Bias Current (Figure 3)

The op amp bias current,  $I_b$ , flows through the 15k internal feedback resistor. BI-FET op amps have low  $I_b$  and, therefore, the 15k  $\times$   $I_b$  error they introduce is negligible; they are strongly recommended for the DAC1020 applications.

### V<sub>OS</sub> Considerations

The output impedance,  $R_{OUT}$ , of the DAC is modulated by the digital input code which causes a modulation of the operational amplifier output offset. It is therefore recommended to adjust the op amp  $V_{OS}$ .  $R_{OUT}$  is  $\sim$  15k if more than 4 digital inputs are high;  $R_{OUT}$  is  $\sim$  45k if a single digital input is high, and  $R_{OUT}$  approaches infinity if all inputs are low.

### Operational Amplifier Vos Adjust (Figure 3)

Connect all digital inputs, A1-A10, to ground and adjust the potentiometer to bring the op amp  $V_{OUT}$  pin to within  $\pm\,1$  mV from ground potential. If  $V_{REF}$  is less than 10V, a finer  $V_{OS}$  adjustment is required. It is helpful to increase the resolution of the  $V_{OS}$  adjust procedure by connecting a 1  $k\Omega$  resistor between the inverting input of the op amp to ground. After  $V_{OS}$  has been adjusted, remove the 1  $k\Omega$ .

### Full-Scale Adjust (Figure 4)

Switch high all the digital inputs, A1–A10, and measure the op amp output voltage. Use a 500 $\Omega$  potentiometer, as shown, to bring  $\|V_{OUT}\|$  to a voltage equal to  $V_{REF} \times 1023/1024$ .

#### SELECTING AND COMPENSATING THE OPERATIONAL AMPLIFIER

Op Amp Family	CF	Ri	P	v <sub>w</sub>	Circuit Settling Time, t <sub>s</sub>	Circuit Small Signal BW
LF357	10 pF	2.4k	25k	V+	1.5 μs	1M
LF356	22 pF	∞	25k	V+	3 μs	0.5M
LF351	24 pF	∞	10k	v-	4 μs	0.5M
LM741	0	∞	10k	V-	40 μs	200 kHz




FIGURE 3. Basic Connection: Unipolar or 2-Quadrant Multiplying Configuration (Digital Attenuator)




FIGURE 4. Full-Scale Adjust




FIGURE 5. Alternate Full-Scale Adjust: (Allows Increasing or Decreasing the Gain)





FIGURE 6. Precision Analog-to-Digital Multiplier



$$V_{OUT} = -V_{REF} \left( \frac{A1}{2} + \frac{A2}{4} + \bullet \bullet \bullet + \frac{A10}{1024} - \frac{1}{1024} \right)$$

AN = -1 if  $A_N$  input is low

### COMPLEMENTARY OFFSET BINARY (BIPOLAR) OPERATION

		DI	G۱٦	ΓΑΙ	LII	NP	V <sub>OUT</sub>			
0	0	0	0	0	0	0	0	0	0	+V <sub>REF</sub>
0	0	0	0	0	0	0	0	0	1	V <sub>REF</sub> × 1022/1024
0	1	1	1	1	1	1	1	1	1	V <sub>REF</sub> × 2/1024
1	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0		
1	1	1	1	1	1	1	1	1	1	-V <sub>REF</sub> (1022/1024)


#### Note that:

- $I_{OUT 1} + I_{OUT 2} = \frac{V_{REF}}{R_{LADDER}} \times$
- · By doubling the output range we get half the resolution
- The 10M resistor, adds a 1 LSB "thump", to allow full offset binary operation where the output reaches zero for the half-scale code. If symmetrical output excursions are required, omit the 10M resistor.

### FIGURE 7. Bipolar 4-Quadrant Multiplying Configuration

### Operational Amplifiers Vos Adjust (Figure 7)

- a) Switch all the digital inputs high; adjust the VOS potentiometer of op amp B to bring its output to a value equal to-(V<sub>REF</sub>/1024) (V).
- b) Switch the MSB high and the remaining digital inputs low. Adjust the VOS potentiometer of op amp A, to bring its output value to within a 1 mV from ground potential. For V<sub>RFF</sub> < 10V, a finer adjust is necessary, as already mentioned in the previous application.



### TRUE OFFSET BINARY OPERATION

		1	OIG	V <sub>OUT</sub>						
1	1	1	1	1	1	1	1	1	1	V <sub>REF</sub> × 1022/1024
1				0					0	0
0	0	0	0	0	0	0	0	0	0	-V <sub>REF</sub>


 $t_e = 1.8 \mu s$ 

use LM336 for a voltage reference

#### FIGURE 8. Bipolar Configuration with a Single Op Amp

#### Gain Adjust (Full-Scale Adjust)


Assuming that the external 10k resistors are matched to better than 0.1%, the gain adjust of the circuit is the same with the one previously discussed.



• R4 =  $(2A_V^- - 1) R$ ,  $\frac{R2}{R1} = \frac{A_V^-}{A_V^- - 1}$ R3 + R1||R2 = R;  $A_V^- = \frac{V_{OUT(PEAK)}}{V_{DEE}}$ , R = 20k

Example:  $V_{REF} = 2V$ ,  $V_{OUT}$  (swing)  $\approx \pm 10V$ :  $A_V^- = 5V$ Then R4 = 9R, R1 = 0.8 R2. If R1 = 0.2R then R2 = 0.25R, R3 = 0.64R

### FIGURE 9. Bipolar Configuration with **Increased Output Swing**




$$V_{OUT} = \frac{-V_{REF}}{\left(\frac{A1}{2} + \frac{A2}{4} + \frac{A3}{8} + \dots \frac{A10}{1024}\right)}$$

where: VREF can be an AC signal

- By connecting the DAC in the feedback loop of an operational amplifier a linear digitally control gain block can be realized
- Note that with all digital inputs low, the gain of the amplifier is infinity, that is, the op amp will saturate. In other words, we cannot divide the V<sub>REF</sub> by zero!

### FIGURE 10. Analog-to-Digital Divider (or Digitally Gain Controlled Amplifier)



TL/H/5689-7

$$V_{OUT} = V_{REF} \left[ \frac{\overline{A1}}{2} + \frac{\overline{A2}}{4} + \dots + \frac{\overline{A10}}{1024} \right] \text{ or } V_{OUT} = V_{REF} \left( \frac{1023 - N}{N} \right)$$


$$\text{where: } 0 \le N \le 1023$$

N = 0 for  $A_N =$ all zeros N = 1 for A10 = 1, A1-A9 = 0

N = 1 for A10 = 1, A1-A9 = 0

N = 1023 for  $A_N = all 1's$ 

FIGURE 11. Digitally controlled Amplifier-Attenuator




TL/H/5689-8

- Output frequency =  $\frac{f_{CLK}}{512}$ ;  $f_{MAX} \approx 2 \text{ kHz}$
- Output voltage range = 0V 10V peak
- THD < 0.2%
- · Excellent amplitude and frequency stability with temperature
- Low pass filter shown has a 1 kHz corner (for output frequencies below 10 Hz, filter corner should be reduced)
- Any periodic function can be implemented by modifying the contents of the look up table ROM
- · No start up problems

FIGURE 12. Precision Low Frequency Sine Wave Oscillator Using Sine Look-Up ROM

TL/H/5689-9

## Typical Applications (Continued)



- Binary up/down counter digitally "ramps" the DAC output
- Can stop counting at any desired 10-bit input code
- Senses up or down count overflow and automatically reverses direction of count

FIGURE 13. A Useful Digital Input Code Generator for DAC Attenuator or Amplifier Circuits

### **Definition of Terms**


**Resolution:** Resolution is defined as the reciprocal of the number of discrete steps in the D/A output. It is directly related to the number of switches or bits within the D/A. For example, the DAC1020 has 2<sup>10</sup> or 1024 steps while the DAC1220 has 2<sup>12</sup> or 4096 steps. Therefore, the DAC1020 has 10-bit resolution, while the DAC1220 has 12-bit resolution.

**Linearity Error:** Linearity error is the maximum deviation from a straight line passing through the endpoints of the D/A transfer characteristic. It is measured after calibrating for zero (see V<sub>OS</sub> adjust in typical applications) and full-scale. Linearity error is a design parameter intrinsic to the device and cannot be externally adjusted.

Power Supply Sensitivity: Power supply sensitivity is a measure of the effect of power supply changes on the D/A full-scale output.

Settling Time: Full-scale settling time requires a zero to full-scale or full-scale to zero output change. Settling time is the time required from a code transition until the D/A output reaches within  $\pm \frac{1}{2}$  LSB of final output value.

Full-Scale Error: Full-scale error is a measure of the output error between an ideal D/A and the actual device output. Ideally, for the DAC1020 full-scale is V<sub>REF</sub> = 1 LSB. For V<sub>REF</sub> = 10V and unipolar operation, V<sub>FULL-SCALE</sub> = 10.0000V—9.8 mV = 9.9902V. Full-scale error is adjustable to zero as shown in *Figure 5*.




- (a) End point test after zero and full-scale adjust. The DAC has 1 LSB linearity error.
- (b) By shifting the full-scale calibration on of the DAC of Figure (b1) we could pass the "best straight line" (b2) test and meet the ±1/2 linearity error specification.


Note. (a), (b1) and (b2) above illustrate the difference between "end point" National's linearity test (a) and "best straight line" test. Note that both devices in (a) and (b2) meet the  $\pm \frac{1}{2}$  LSB linearity error specification but the end point test is a more "real life" way of characterizing the DAC.

### **Connection Diagrams**

DAC 102X Dual-in-Line Package



DAC122X
Dual-In-Line Package



TL/H/5689-11