



DAC713

PRELIMINARY INFORMATION SUBJECT TO CHANGE WITHOUT NOTICE

16-Bit DIGITAL-TO-ANALOG CONVERTER With 8-Bit Double-Buffered Bus Interface

FEATURES

- HIGH-SPEED 8-BIT PARALLEL DOUBLE-BUFFERED INTERFACE
- VOLTAGE OUTPUT: ±10V, ±5V, 0 to +10V
- 13-, 14-BIT LINEARITY GRADES
- 14-BIT MONOTONIC OVER TEMPERATURE (B GRADE)
- GAIN AND OFFSET ADJUST: Convenient for Auto-Cal D/A Converters
- SPECIFIED OVER -40°C TO +85°C
- 24-LEAD SKINNY DIP AND SOIC PACKAGES

DESCRIPTION

DAC713 is a complete 16-bit resolution monolithic digital-to-analog converter.


DAC713 has precision temperature compensated voltage reference, voltage output amplifier and 8-bit port bus interface.

The digital interface is fast, 60ns minimum write pulse width, is double-buffered and has a RESET function.

GAIN and BIPOLAR OFFSET adjustment are arranged so that they can be set by external digital-to-analog converters as well as by potentiometers.

DAC713 is available in two linearity error grades: ±4LSB DAC713P and U, ±2LSB DAC713PB and UB, and are specified at power supply voltages of ±12V and ±15V.

DAC713 is packaged in a 24-pin plastic skinny-DIP and in a wide-body 24-lead plastic SOIC. DAC713 is specified over -40° C to $+85^{\circ}$ C.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Bivd. • Tucson, AZ 85706

Tel: (602) 748-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL

At T_A = +25°C, +V_{cc} = +12V and +15V, -V_{cc} = -12V and -15V unless otherwise noted.

		DAC713P, U		DAC713PB, UB			
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT							
RESOLUTION	16			•			Bits
DIGITAL INPUTS							1.0
Input Code	. Binar	y Two's Comple	ement				
Logic Levels(1)							
V _{IH}	+2.0		+V _{cc}				v
V _{IL}	0		+0.8 ±10			1 .	V
$I_{H} (V_1 = +2.7V)$ $I_{IL} (V_1 = +0.4V)$			±10			:	μA μA
TRANSFER CHARACTERISTICS			210				μλ
ACCURACY							LSB
Linearity Error			±4 ±8			±2 ±4	LSB
T _{MIN} to T _{MAX} Differential Linearity Error			+4			12	LSB
T _{MIN} to T _{MAX}			±8			±4	LSB
Monotonicity Over			10				
T _{MIN} to T _{MAX}	13			14			Bits
Gain Error ⁽³⁾			±0.1	,			%
T _{MIN} to T _{MAX}			±0.25			±0.02	%
Unipolar/Bipolar Zero Error(3)			±0.1				% of FSR(2)
T _{MIN} to T _{MAX}			±0.2			±0.15	% of FSR
Power Supply Sensitivity of Gain			±0.003		,		%FSR/%+V _{cc}
			±30			<u> </u>	ppm FSR/%V _∞
DYNAMIC PERFORMANCE							
Settling Time (to ±0.003%FSR, 5kΩ 500pF	Load)(4)	6				10	
20V Output Step 1LSB Output Step(6)		4				10	μs μs
Output Slew Rate		10				1	μs V/μs
Total Harmonic Distortion						ł	7/μ3
0dB, 1001Hz, f _S = 100kHz		0.005					%
-20dB, 1001Hz, (s = 100kHz		0.03					%
-60dB, 1001Hz, f _S = 100kHz		3.0				1	%
SINAD: 1001Hz, fs = 100kHz		87					dB
Digital Feedthrough(5)		2					nV–s
Digital-to-Analog Glitch Impulse(5)		15					l <u> </u>
Output Noise Voltage (includes reference)		120			·		nV/√Hz
ANALOG OUTPUT							
Output Voltage Range							
+V _{CC} , -V _{CC} = ±11.4V	±10			1 :			V
Output Current Output Impedance	±5	0.1					mA Ω
Short Circuit to ACOM Duration		Indefinite					**
REFERENCE VOLTAGE		Indomine					
Voltage	+9.975	+10.000	+10.025				v
	+9.960	+10.000	+10.023				v
T _{MIN} to T _{MAX} Output Resistance	45.500	1	710.040				Ω
Source Current	2						mA
Short Circuit to ACOM Duration		Indefinite					
POWER SUPPLY REQUIREMENTS							
Voltage							
+V _{CC}	+11.4	+15	+16.5	•	•		٧
-V _{cc}	-11.4	-15	-16.5				٧
Current (No Load, ±15V Supplies)							
+V _{cc}		15	TBO				mA.
-Vcc		24	TBD				mA
Power Dissipation ⁽⁶⁾			TBD				. W
TEMPERATURE RANGES							
Specification	-4 0		+85				°C
Storage	~60		+150	·			°C
Thermal Coefficient, θ _{JA}							****
Plastic DIP		75			:		°C/W
Plastic SOIC		75					°C/W

For Immediate Assistance, Contact Your Local Salesperson

PIN CONFIGURATION

DIP AND SOIC 24 A2 ĊS A0 2 23 3 A1 22 CLR 21 -V_{cc} 4 D7/D15 20 5 D6/D14 +V_{cc} 19 6 **DAC713** Gain Adjust D5/D13 18 7 D4/D12 V_{REF OUT} 17 Offset Adjust 8 D3/D11 9 16 D2/D10 R_{BPO} 15 10 D1/D9 R_{FB2} 14 11 D0/D8 v_{out} DCOM 13 ACOM

ABSOLUTE MAXIMUM RATINGS

+V _{CC} to COMMON	to +17V
-V _{CC} to COMMON 0\	/ to -17V
+V _{CC} to -V _{CC}	34V
Digital Inputs to COMMON1\	to +V _{cc}
External Voltage Applied to BPO and Range Resistors	±V _{CC}
V _{REF OUT} Indefinite Short to C	OMMOÑ
V _{OUT} Indefinite Short to C	OMMON
Power Dissipation	
Storage Temperature60°C to	+150°C
Lead Temperature (soldering, 10s)	. +300°C
NOTE: Stresses above those listed under "Absolute Maximum Raticause permanent damage to the device. Exposure to absolute republicant of the device of the device reliability."	

ORDERING INFORMATION

MODEL	PACKAGE	LINEARITY ERROR max at +25°C	TEMPERATURE RANGE
DAC713P	Plastic DIP	±4	-40°C to +85°C
DAC713U	Plastic SOIC	±4	-40°C to +85°C
DAC713PB	Plastic DIP	±2	-40°C to +85°C
DAC713UB	Plastic SOIC	±2	-40°C to +85°C

ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from per-formance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

PACKAGE INFORMATION(1)

MODEL	PACKAGE	PACKAGE DRAWING NUMBER
DAC713P	Plastic DIP	243
DAC713U	Plastic SOIC	239
DAC713PB	Plastic DIP	243
DAC713UB	Plastic SOIC	239

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burri-Brown IC Data Book.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.




SYMBOL	PARAMETER	MIN	MAX	UNITS
tow	Data Valid to End of WR	80		ns.
tcs	CS Valid to End of WR	80		ns
t _{AW}	A0, A1, A2: Valid to End of WR	80		ns
t _{om}	Data Hold After End of WR	10		ns
t _{ah}	A0, A1, A2 HOLD after End of WR	10		ns
two	Write Pulse Width	80		nş
t _{cP}	CLEAR Fulse Width	150		ns

TIMING DIAGRAM

ĀŪ	Αí	Ā2	WŖ	ĊŚ	CLR	DESCRIPTION
0	1	1	1→0→1	0	1	Load LOW Byte
1	0	1	1-→0-→1	0	1	Load HIGH Byte
1	1	0	1→0→1	0	1	Load D/A Latch
Х	Х	Х	Х	1	1	No Change
Х	Х	Х	1	Х	1.	No Change
Х	Х	Х	х	Х	0	RESET D/A Latch
NOTE	NOTE: X = Don't Care.					

TIMING DIAGRAM



3