



DAC80 DAC80P

Monolithic 12-Bit DIGITAL-TO-ANALOG CONVERTERS

FEATURES

- INDUSTRY STANDARD PINOUT
- FULL ±10V SWING WITH V_{cc} = ±12VDC
- DIGITAL INPUTS ARE TTL- AND CMOS-COMPATIBLE
- GUARANTEED SPECIFICATIONS WITH ±12V AND ±15V SUPPLIES
- ±1/2LSB MAXIMUM NONLINEARITY: 0°C to +70°C
- SETTLING TIME: 4µs max to ±0.01% of Full Scale
- GUARANTEED MONOTONICITY: 0°C to +70°C
- TWO PACKAGE OPTIONS: Hermetic sidebrazed ceramic and low-cost molded plastic

DESCRIPTION

This monolithic digital-to-analog converter is pin-forpin equivalent to the industry standard DAC80 first introduced by Burr-Brown. Its single-chip design includes the output amplifier and provides a highly stable reference capable of supplying up to 2.5mA to an external load without degradation of D/A performance.

This converter uses proven circuit techniques to provide accurate and reliable performance over temperature and power supply variations. The use of a buried zener diode as the basis for the internal reference contributes to the high stability and low noise of the device. Advanced methods of laser trimming result in precision output current and output amplifier feedback resistors, as well as low integral and differential linearity errors. Innovative circuit design enables the DAC80 to operate at supply voltages as low as ± 11.4 V with no loss in performance or accuracy over any range of output voltage. The lower power dissipation of this 118-mil by 121-mil chip results in higher reliability and greater long term stability.

Burr-Brown has further enhanced the reliability of the monolithic DAC80 by offering a hermetic, side-brazed, ceramic package. In addition, ease of use has been enhanced by eliminating the need for a +5V logic power supply.

For applications requiring both reliability and low cost, the DAC80P in a molded plastic package offers the same electrical performance over temperature as the ceramic model. The DAC80P is available with voltage output only.

For designs that require a wider temperature range, see Burr-Brown models DAC85H and DAC87H.



International Airport Industrial Park
Mailing Address: PO Box 11400
Tucson, AZ 85734
Street Address: 6730 S. Tucson Blvd.
Tucson, AZ 85706
Tel: (520) 746-1111
Twx: 910-952-1111
Cable: BBRCORP
Feas: 066-6491
Feas: 066-6491
Minediate Product Info: (800) 548-6132

©1986 Burr-Brown Corporation

SPECIFICATIONS

ELECTRICAL

Typical at +25°C and $\pm V_{CC}$ = 12V or 15V unless otherwise noted.

		DAC80		UNITS	
PARAMETER	MIN	TYP	MAX		
DIGITAL INPUT					
Resolution			12	Bits	
Logic Levels (0°C to $+70$ °C) ⁽¹⁾ :			16 5	VDC	
V _{IH} (Logic "1") V _{II} (Logic "0")	+2		+16.5 +0.8	VDC	
$V_{\rm IL}$ (LOBIC 0) $I_{\rm IH}$ ($V_{\rm IN}$ = +2.4V)	0		+0.8	μA	
$I_{\rm IL} (V_{\rm IN} = +0.4V)$			-180	μΑ	
			100	μι	
ACCURACY (at +25°C) Linearity Error		±1/4	±1/2	LSB	
Differential Linearity Error		±1/4 ±1/2	±1/2 ±3/4	LSB	
Gain Error ⁽²⁾		±0.1	±0.3	%	
Offset Error ⁽²⁾		±0.05	±0.15	% of FSR ⁽³⁾	
DRIFT (0°C to +70°C) ⁽⁴⁾					
Total Bipolar Drift (includes gain, offset, and linearity drifts)		±10	±25	ppm of FSR/°C	
Total Error Over 0° C to +70°C ⁽⁵⁾		10	-20	ppin or r or v o	
Unipolar		±0.06	±0.15	% of FSR	
Bipolar		±0.06	±0.12	% of FSR	
Gain: Including Internal Reference		±10	±30	ppm/°C	
Excluding Internal Reference		±5	±10	ppm/°C	
Unipolar Offset		±1	±3	ppm of FSR/°C	
Bipolar Offset		±7	±15	ppm of FSR/°C	
Differential Linearity 0°C to +70°C		±1/2	±3/4	LSB	
Linearity Error 0°C to +70°C		±1/4	±1/2	LSB	
Monotonicity Guaranteed	0		+70	°C	
CONVERSION SPEED, V _{OUT} Models					
Settling Time to ±0.01% of FSR					
For FSR Change (2kΩ 500pF Load)					
with 10kΩ Feedback		3	4	μs	
with 5kΩ Feedback For 1LSB Change		2	3	μs	
Slew Rate	10	1		μs V/μs	
	10			ν/μ5	
CONVERSION SPEED, I _{OUT} Models					
Settling Time to ±0.01% of FSR		000			
For FSR change: 10Ω to 100Ω Load $1k\Omega$ Load		300 1		ns μs	
		-		μο	
ANALOG OUTPUT, V _{OUT} Models			10	14	
Ranges		2.5, ±5, ±10, +5,	+10	V	
Output Current ⁽⁶⁾ Output Impedance (DC)	±5	0.05		mA Ω	
Short Circuit to Common, Duration ⁽⁷⁾		Indefinite		52	
ANALOG OUTPUT, I _{OUT} Models	±0.96	+1.0	±1.04	m /	
Ranges: Bipolar Unipolar	±0.96	±1.0 -2.0	±1.04 -2.04	mA mA	
Output Impendance: Bipolar	2.6	-2.0	-2.04 3.7	mA kΩ	
Unipolar	4.6	6.6	8.6	kΩ	
Compliance	-2.5	0.0	+2.5	V	
	+6.23	+6.30	+6.37	V	
External Current (constant load)	+0.23	+0.30	2.5	mA	
Drift vs Temperature		±10	±20	ppm/°C	
Output Impedance		1		Ω	
POWER SUPPLY SENSITIVITY		1			
$V_{CC} = \pm 12$ VDC or ± 15 VDC		±0.002	±0.006	% FSR/ % V _{CC}	
		-0.002		701 OIV 70 VCC	
	144.4		+10 5		
±V _{CC} Supply Drain (no load): +V _{CC}	±11.4	8	±16.5 12	VDC mA	
Supply Drain (no load). $+v_{CC}$ $-V_{CC}$		15	20	mA	
Power Dissipation ($V_{CC} = \pm 15VDC$)		345	480	mW	
				11177	
TEMPERATURE RANGE			. 70		
Specification	0		+70	°C ℃	
Operating Storage: Plastic DIP	-25 -60		+85 +100	℃ ℃	
Ceramic DIP	-60 -65		+150	°C	
	-co-		+150		

NOTES: (1) Refer to "Logic Input Compatibility" section. (2) Adjustable to zero with external trim potentiometer. (3) FSR means full scale range and is 20V for \pm 10V range, 10V for \pm 5V range for V_{OUT} models; 2mA for I_{OUT} models. (4) To maintain drift spec, internal feedback resistors must be used. (5) Includes the effects of gain, offset and linearity drift. Gain and offset errors externally adjusted to zero at +25°C. (6) For \pm V_{CC} less than \pm 12VDC, limit output current load to \pm 2.5mA to maintain \pm 10V full scale output voltage swing. For output range of \pm 5V or less, the output current is \pm 5mA over entire \pm V_{CC} range. (7) Short circuit current is 40mA, max.



FUNCTIONAL DIAGRAM AND PIN ASSIGNMENTS



ABSOLUTE MAXIMUM RATINGS

+V _{cc} to Common 0V to +18V				
-V _{cc} to Common0V to -18				
Digital Data Inputs to Common –1V to +18V				
Reference Output to Common±V _{cc}				
Reference Input to Common±V _{cc}				
Bipolar Offset to Common±V _{cc}				
10V Range R to Common±V _{cc}				
20V Range R to Common±V _{cc}				
External Voltage to DAC Output5V to +5V				
Lead Temperature (soldering, 10s)+300°C				
Max Junction Temperature				
Thermal Resistance, θ _μ : Plastic DIP100°C/W				
Ceramic DIP 65°C/W				
Stresses above those listed under "Absolute Maximum Ratings" may				
cause permanent damage to the device. Exposure to absolute maxi- mum conditions for extended periods may affect device reliability.				

ORDERING INFORMATION

MODEL	PACKAGE	OUTPUT			
DAC80-CBI-I	Ceramic DIP	Current			
DAC80Z-CBI-I	Ceramic DIP	Current			
DAC80-CBI-V	Ceramic DIP	Voltage			
DAC80Z-CBI-V	Ceramic DIP Voltage				
DAC80P-CBI-V	Plastic DIP Voltage				
BURN-IN SCREENING OPTION					
		BURN-IN TEMP.			
MODEL	PACKAGE	(160h) ⁽¹⁾			
DAC80-CBI-V-BI	Ceramic DIP +125°C				
DAC80P-CBI-V-BI	Plastic DIP	+125°C			

NOTE: (1) Or equivalent combination. See text.

PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
DAC80P	24-Pin Plastic DIP	167
DAC80	24-Pin Ceramic DIP	125

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

BURN-IN SCREENING

Burn-in screening is an option available for the models indicated in the Ordering Information table. Burn-in duration is 160 hours at the maximum specified grade operating temperature (or equivalent combination of time and temperature).

All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "–BI" to the base model number.

DAC80/80P



DICE INFORMATION



DAC80KD-V DIE TOPOGRAPHY

FUNCTION FUNCTION PAD PAD 1 Bit 1 (MSB) 15 $-V_{cc}$ 2 16 Vout Bit 2 3 Bit 3 17 Ref In **Bipolar Offset** 4 Bit 4 18 Scale 10V FSR 5 Bit 5 19 Scale 20V FSR 20 6 Bit 6 21 NC 7 Bit 7 8 Bit 8 22 Sum Junct COM 23 9 Bit 9 СОМ 24 10 Bit 10 25 $+V_{\rm CC}$ 11 Bit 11 26 Gain Adjust 12 Bit 12 (LSB) 6.3V Ref Out 27 13 NC 14 NC

Substrate Bias: Isolated. NC: No Connection

MECHANICAL INFORMATION

	MILS (0.001") MILLIMETER					
Die Size	118 x 121 ± 5	$3.0 \times 3.07 \pm 0.13$				
Die Thickness	20 ± 3	0.51 ± 0.08				
Min. Pad Size	4 x 4	0.10 x 0.10				
Metalization	Metalization Aluminum					



DAC80KD-I DIE TOPOGRAPHY

PAD	FUNCTION	PAD	FUNCTION
1	Bit 1 (MSB)	15	-V _{cc}
2	Bit 2	16	I _{OUT}
3	Bit 3	17	Ref In
4	Bit 4	18	Bipolar Offset
5	Bit 5	19	Scale 10V FSR
6	Bit 6	20	Scale 20V FSR
7	Bit 7	21	Scale
8	Bit 8	22	NC
9	Bit 9	23	COM
10	Bit 10	24	COM
11	Bit 11	25	+V _{cc}
12	Bit 12 (LSB)	26	Gain Adjust
13	NC	27	6.3V Ref Out
14	NC		

Substrate Bias: Isolated. NC: No Connection

MECHANICAL INFORMATION

	MILS (0.001")	MILLIMETERS			
Die Size	118 x 121 ± 5	$3.0 \times 3.07 \pm 0.13$			
Die Thickness	20 ± 3	0.51 ± 0.08			
Min. Pad Size	4 x 4	0.10 x 0.10			
Metalization	talization Aluminum				

DISCUSSION OF SPECIFICATIONS

DIGITAL INPUT CODES

The DAC80 accepts complementary binary digital input codes. The CBI model may be connected by the user for any one of three complementary codes: CSB, COB, or CTC (see Table I).

DIGITAL INPUT	ANALOG OUTPUT				
	CSB	СОВ	CTC ⁽¹⁾		
	Complementary	Complementary	Complementary		
	Straight	Offset	Two's		
MSB LSB	Binary	Binary	Complement		
\downarrow \downarrow					
000000000000	+Full Scale	+Full Scale	-1LSB		
011111111111	+1/2 Full Scale	Zero	-Full Scale		
10000000000	1/2 Full Scale –1LSB	-1LSB	-Full Scale		
1111111111111	Zero	-Full Scale	Zero		
NOTE: (1) Invert the MSB of the COB code with an external inverter to obtain CTC code.					

TABLE I. Digital Input Codes.

ACCURACY

Linearity of a D/A converter is the true measure of its performance. The linearity error of the DAC80 is specified over its entire temperature range. This means that the analog output will not vary by more than $\pm 1/2$ LSB, maximum, from an ideal straight line drawn between the end points (inputs all "1"s and all "0"s) over the specified temperature range of 0°C to +70°C.

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of $\pm 1/2$ LSB means that the output voltage step sizes can range from 1/2LSB to 3/2LSB when the input changes from one adjacent input state to the next.

Monotonicity over a 0° C to $+70^{\circ}$ C range is guaranteed in the DAC80 to insure that the analog output will increase or remain the same for increasing input digital codes.

DRIFT

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million per °C (ppm/°C). Gain drift is established by: 1) testing the end point differences for each DAC80 model at 0°C, +25°C, and +70°C; 2) calculating the gain error with respect to the 25°C value, and; 3) dividing by the temperature change. This figure is expressed in ppm/°C and is given in the electrical specifications both with and without internal reference.

Offset Drift is a measure of the actual change in output with all "1"s on the input over the specified temperature range. The offset is measured at 0°C, +25°C, and 70°C. The maximum change in Offset is referenced to the Offset at 25°C and is divided by the temperature range. This drift is expressed in parts per million of full scale range per °C (ppm of FSR/°C).

SETTLING TIME

Settling time for each DAC80 model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 1).



FIGURE 1. Full Scale Range Settling Time vs Accuracy.

Voltage Output Models

Three settling times are specified to $\pm 0.01\%$ of full scale range (FSR); two for maximum full scale range changes of 20V, 10V and one for a 1LSB change. The 1LSB change is measured at the major carry (0111...11 to 1000...00), the point at which the worst case settling time occurs.

Current Output Models

Two settling times are specified to $\pm 0.01\%$ of FSR. Each is given for current models connected with two different resistive loads: 10Ω to 100Ω and 1000Ω to 1875Ω . Internal resistors are provided for connecting nominal load resistances of approximately 1000Ω to 1800Ω for output voltage range of $\pm 1V$ and 0 to -2V (see Figures 11 and 12).

COMPLIANCE

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy. The maximum compliance voltage of all current output models is ± 2.5 V. Maximum safe voltage range of ± 1 V and 0 to -2V (see Figures 11 and 12).

POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR per percent of change in either the positive or negative supplies about the nominal power supply voltages (see Figure 2).

REFERENCE SUPPLY

All DAC80 models are supplied with an internal 6.3V reference voltage supply. This voltage (pin 24) has a tolerance of $\pm 1\%$ and must be connected to the Reference Input







FIGURE 2. Power Supply Rejection vs Power Supply Ripple.

(pin 16) for specified operation. This reference may be used externally also, but external current drain is limited to 2.5mA.

If a varying load is to be driven, an external buffer amplifier is recommended to drive the load in order to isolate bipolar offset from load variations. Gain and bipolar offset adjustments should be made under constant load conditions.

LOGIC INPUT COMPATIBILITY

DAC80 digital inputs are TTL, LSTTL and 4000B, 54/74HC CMOS compatible. The input switching threshold remains at the TTL threshold over the entire supply range.

Logic "0" input current over temperature is low enough to permit driving DAC80 directly from outputs of 4000B and 54/74C CMOS devices.

OPERATING INSTRUCTIONS

POWER SUPPLY CONNECTIONS

Connect power supply voltages as shown in Figure 3. For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown. These capacitors (1 μ F tantalum) should be located close to the DAC80.

±12V OPERATION

All DAC80 models can operate over the entire power supply range of ±11.4V to ±16.5V. Even with supply levels dropping to ±11.4V, the DAC80 can swing a full ±10V range, provided the load current is limited to ±2.5mA. With power supplies greater than ±12V, the DAC80 output can be loaded up to ±5mA. For output swing of ±5V or less, the output current is ±5mA, minimum, over the entire V_{CC} range.

No bleed resistor is needed from $+V_{CC}$ to pin 24, as was needed with prior hybrid Z versions of DAC80. Existing ±12V applications that are being converted to the monolithic DAC80 must omit the resistor to pin 24 to insure proper operation.

EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in Figure 3 and adjust as described below. TCR of the potentiometers should be 100ppm/°C or less. The $3.9M\Omega$ and $10M\Omega$ resistors (20% carbon or better) should be located close to the DAC80 to prevent noise pickup. If it is not convenient to use these high value resistors, an equivalent "T" network, as shown in Figure 4, may be substituted.



FIGURE 3. Power Supply and External Adjustment Connection Diagrams.

DAC80/80P



6

FIGURE 4. Equivalent Resistances.

Existing applications that are converting to the monolithic DAC80 must change the gain trim resistor on pin 23 from $33M\Omega$ to $10M\Omega$ to insure sufficient adjustment range. Pin 23 is a high impedance point and a 0.001μ 1F to 0.01μ F ceramic capacitor should be connected from this pin to Common (pin 21) to prevent noise pickup. Refer to Figure 5 for relationship of Offset and Gain adjustments to unipolar and bipolar D/A operation.



FIGURE 5. Relationship of Offset and Gain Adjustments for a Unipolar and Bipolar D/A Converter.

Offset Adjustment

For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the Offset potentiometer for zero output.

For bipolar (COB, CTC) configurations, apply the digital input code that should produce the maximum negative output. Example: If the Full Scale Range is connected for 20V, the maximum negative output voltage is -10V. See Table II for corresponding codes.

Gain Adjustment

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive output. Adjust the Gain potentiometer for this positive full scale output. See Table II for positive full scale voltages and currents.

	ANALOG OUTPUT					
DIGITAL INPUT	VOLTAGE ⁽¹⁾		CUR	RENT		
$\begin{array}{cc} MSB & LSB \\ \downarrow & \downarrow \end{array}$	0 to +10V	±10V	0 to –2mA	±1mA		
000000000000	+9.9976V	+9.9951V	-1.9995mA	–0.9995mA		
011111111111	+5.0000V	0.0000V	-1.0000mA	0.0000mA		
10000000000	+4.9976V -0.0049V		–0.9995mA	+0.0005mA		
1111111111111	0.0000V -10.0000V		0.0000mA	+1.000mA		
One LSB	2.44mV	4.88mV	0.488µA	0.488µA		
One LSB 2.44mv 4.88mv 0.488µA 0.488µA NOTE: (1) To obtain values for other binary ranges: 0 to +5V range divide 0 to +10V range values by 2. ±5V range: divide ±10V range values by 2. ±5V range: divide ±10V range values by 2. ±2.5V range: divide ±10V range values by 4.						

TABLE II. Digital Input/Analog Output.

VOLTAGE OUTPUT MODELS

Output Range Connections

Internal scaling resistors provided in the DAC80 may be connected to produce bipolar output voltage ranges of $\pm 10V$, $\pm 5V$, or $\pm 2.5V$; or unipolar output voltage ranges of 0 to $\pm 5V$ or 0 to $\pm 10V$. See Figure 6.





Gain and offset drift are minimized because of the thermal tracking of the scaling resistors with other internal device components. Connections for various output voltage ranges are shown in Table III. Settling time for a full-scale range change is specified as 4μ s for the 20V range and 3μ s for the 10V range.

DAC80/80P



Output Range	Digital Input Codes	Connect Pin 15 to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
±10	COB or CTC	19	20	15	24
±5	COB or CTC	18	20	NC	24
±2.5V	COB or CTC	18	20	20	24
0 to +10V	CSB	18	21	NC	24
0 to +5V	CSB	18	21	20	24

TABLE III. Output Voltage Range Connections for Voltage Models.

CURRENT OUTPUT MODELS

The resistive scaling network and equivalent output circuit of the current model differ from the voltage model and are shown in Figures 7 and 8.



FIGURE 7. Internal Scaling Resistors.



FIGURE 8. Current Output Model Equivalent Output Circuit.

Internal scaling resistors (Figure 7) are provided to scale an external op amp or to configure load resistors for a voltage output. These connections are described in the following sections.

If the internal resistors are not used for voltage scaling, external R_L (or R_F) resistors should have a TCR of ± 25 ppm/°C or less to minimize drift. This will typically add ± 50 ppm/°C plus the TCR of R_L (or R_F) to the total drift.

Driving An External Op Amp

The current output model DAC80 will drive the summing junction of an op amp used as a current-to-voltage converter to produce an output voltage. See Figure 9.

$$V_{OUT} = I_{OUT} \times R_F$$

where I_{OUT} is the DAC80 output current and R_F is the feedback resistor. Using the internal feedback resistors of

DAC80/80P



FIGURE 9. External Op-Amp—Using Internal Feedback Resistors.

the current output model DAC80 provides output voltage ranges the same as the voltage model DAC80. To obtain the desired output voltage range when connecting an external op amp, refer to Table IV.

Output Range	Digital Input Codes	Connect (A) to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
±10V	COB or CTC	19	15	Ø	24
±5V	COB or CTC	18	15	NC	24
±2.5V	COB or CTC	18	15	15	24
0 to +10V	CSB	18	21	NC	24
0 to +5V	CSB	18	21	15	24

TABLE IV. Voltage Range of Current Output.

Output Larger Than 20V Range

For output voltage ranges larger than $\pm 10V$, a high voltage op amp may be employed with an external feedback resistor. Use I_{OUT} value of ± 1 mA for bipolar voltage ranges and -2mA for unipolar voltage ranges. See Figure 10. Use protection diodes when a high voltage op amp is used.

The feedback resistor, R_F , should have a temperature coefficient as low as possible. Using an external feedback resistor, overall drift of the circuit increases due to the lack of temperature tracking between R_F and the internal scaling resistor network. This will typically add 50ppm/°C plus R_F drift to total drift.



FIGURE 10. External Op-Amp—Using External Feedback Resistors.



Driving a Resistive Load Unipolar

A load resistance, $R_L = R_{LI} + R_{LS}$, connected as shown in Figure 11 will generate a voltage range, V_{OUT} , determined by:

$$V_{OUT} = -2mA \left[(R_L \times R_O) \div (R_L + R_O) \right]$$



FIGURE 11. Current Output Model Equivalent Circuit Connected for Unipolar Voltage Output with Resistive Load.

The unipolar output impedance R_o equals $6.6k\Omega$ (typ) and R_{LI} is the internal load resistance of 968 Ω (derived by connecting pin 15 to 20 and pin 18 to 19). By choosing $R_{LS} = 210\Omega$, $R_L = 1178\Omega$. R_L in parallel with R_o yields $1k\Omega$ total load. This gives an output range of 0 to -2V. Since R_o is not exact, initial trimming per Figure 3 may be necessary; also R_{LS} may be trimmed.

Driving a Resistive Load Bipolar

The equivalent output circuit for a bipolar output voltage range is shown in Figure 12, $R_L = R_{LI} + R_{LS}$. V_{OUT} is determined by:

$$V_{OUT} = \pm 1 \text{mA} \left[(R_0 \times R_L) \div (R_0 + R_L) \right]$$

By connecting pin 17 to 15, the output current becomes bipolar (± 1 mA) and the output impedance R_o becomes 3.2k Ω (6.6k Ω in parallel with 6.3k Ω). R_{LI} is 1200 Ω (derived by connecting pin 15 to 18 and pin 18 to 19). By choosing R_{LS} = 225 Ω , R_L = 1455 Ω . R_L in parallel with R_o yields 1k Ω total load. This gives an output range of ± 1 V. As indicated above, trimming may be necessary.



FIGURE 12. Current Output Model Connected for Bipolar Output Voltage with Resistive Load.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



DAC80/80P

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated