National Semiconductor

DM54L72 AND-Gated Master-Slave J-K Flip-Flop with Preset, Clear and Complementary Outputs

General Description

This device contains a positive pulse triggered master-slave J-K flip-flop with complementary outputs. Multiple J and K inputs are ANDed together to produce the internal J and K function for the flip-flop. The J and K data is processed by the flip-flop after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the AND gates is transferred to the master. While the clock is high the AND gate

inputs are disabled. On the negative transition of the clock the data from the master is transferred to the slave. The logic state of the J and K inputs must not be allowed to change while the clock is in the high state. Data is transferred to the outputs on the falling edge of the clock pulse. A low logic level on the preset or clear inputs sets or resets the outputs regardless of the logic levels of the other inputs.

Connection Diagram



Order Number DM54L72J or DM54L72W See NS Package Number J14A or W14B

Function Table

Inputs						Outputs	
PR	CLR	CLK	J (Note 1)	K (Note 1)	Q	Q	
L	н	х	х	Х	н	L	
н	L	х	Х	Х	L	н	
L	L	Х	Х	Х	H*	H*	
н	н	л	L	L	Qo	Q _o	
н	н	л	н	L	н	L	
н	н	л	L	н	L	н	
н	н	Л	Н	Н	Toggle		

Note 1: J = (J1)(J2)(J3), K = (K1)(K2)(K3)

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

, □_ = Positive pulse. The J and K inputs must be held constant while the clock is high. Data is transferred to the outputs on the falling edge of the clock pulse.

 $\mathbf{Q}_{\mathbf{0}}$ = The output logic level before the indicated input conditions were established.

* = This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to their inactive (high) level.

Toggle = Each output changes to the complement of its previous level on each complete high level clock pulse.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	8V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54L	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guarateed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54L72			Units
Cymbol			Min	Nom	Max	onto
V _{CC}	Supply Voltage		4.5	5	5.5	ν
VIH	High Level Input Voltage		2			V
VIL	Low Level Input Voltage	Clock			0.6	V
		Others			0.7	v
I _{OH}	High Level Output Current				-0.2	mA
IOL	Low Level Output Current				2	mA
f _{CLK}	Clock Frequency (Note 2)		0		6	MHz
tw	Pulse Width (Note 2)	Clock High	100			
		Clock Low	100			ns
		Preset Low	100			115
		Clear Low	100			
tsu	Input Setup Time (Notes 1 & 2)		0↑			ns
t _H	Input Hold Time (Notes 1 & 2)		o↓			ns
TA	Free Air Operating Temperature		- 55		125	°C

Note 1: The symbols (\uparrow , \downarrow) indicate the edge of the clock pulse used for reference: \uparrow for rising edge, \downarrow for falling edge.

Note 2: T_{A} = 25°C and V_{CC} = 5V.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)							
Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.3		v
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$			0.15	0.3	v
ł	Input Current @ Max Input Voltage	V _{CC} = Max	J, K			100 200	
		$V_{l} = 5.5V$	Clear				μΑ
			Preset			200	
			Clock			200	
łн	High Level Input Current	V _{CC} = Max	J, K		10		
		V ₁ = 2.4V	Clear			20	μΑ
			Preset			20	
			Clock			-200	
h	Low Level Input Current	$V_{CC} = Max$ $V_{I} = 0.3V$	J, K			-0.18	- mA
			Clear			-0.36	
			Preset			-0.36	
			Clock			-0.36	
los	Short Circuit Output Current	V _{CC} = Max		-3		- 15	mA
ICC	Supply Current	V _{CC} = Max (Note 2)			0.76	1.44	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement the clock input is grounded.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Overskal	Damamatan	From (Input)	$\mathbf{R}_{\mathbf{L}} = 4 \mathbf{k} \Omega,$			
Symbol	Parameter	To (Output)	Min	Max	Units	
fMAX	Maximum Clock Frequency		6		MHz	
^t PLH	Propagation Delay Time Low to High Level Output	Preset to Q		75	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Preset to Q		150	ns	
t _{PLH}	Propagation Delay Level Output Low to High Level Output	Clear to Q		75	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		150	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or Q	10	75	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q	10	150	ns	

L72