

## DM54LS498/DM74LS498 Octal Shift Register

### General Description

The LS498 is an 8-bit synchronous shift register with parallel load and hold capability. Two function select inputs ( $I_0$ ,  $I_1$ ) provide one of four operations which occur synchronously on the rising edge of the clock (CK).

The LOAD operation loads the input ( $D_7 - D_0$ ) into the output register ( $Q_7 - Q_0$ ). The HOLD operation holds the previous value regardless of clock transitions. The SHIFT LEFT operation shifts the output register, Q, one bit to the left;  $Q_0$  is replaced by LIRO. RILO outputs  $Q_7$ .

The SHIFT RIGHT operation shifts the output register, Q, one bit to the right;  $Q_7$  is replaced by RILO. LIRO outputs  $Q_0$ .


The output register ( $Q_7 - Q_0$ )—is enabled when  $\overline{OE}$  is LOW, and disabled (HI-Z) when  $\overline{OE}$  is HIGH. The output drivers will sink the 24 mA required for many bus interface standards.

Two or more LS498 octal shift registers may be cascaded to provide larger shift registers as shown in the application section.

### Features/Benefits

- Octal shift register for serial to parallel and parallel to serial applications
- 8 bits match byte boundaries
- Bus-structured pinout
- 24-pin SKINNYDIP saves space
- TRI-STATE® outputs drive bus lines
- Low current PNP inputs reduce loading
- Expandable in 8-bit increments


### Connection Diagram



TL/L/8331-1

Order Number DM54LS498J,  
DM74LS498J or DM74LS498N  
See NS Package Number J24F or N24C

### Standard Test Load



TL/L/8331-2

### Function Table

$\overline{OE}$	CK	$I_1$	$I_0$	$D_7 - D_0$	$Q_7 - Q_0$	Operation
H	X	X	X	X	Z	HI-Z
L	↑	L	L	X	L	HOLD
L	↑	L	H	X	SR(Q)	SHIFT RIGHT
L	↑	H	L	X	SL(Q)	SHIFT LEFT
L	↑	H	H	D	D	LOAD

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Off-State Output Voltage  
Storage Temperature

5.5V  
-65° to +150°C

Supply Voltage V<sub>CC</sub> 7V  
Input Voltage 5.5V

## Operating Conditions

Symbol	Parameter	Military			Commercial			Units
		Min	Typ	Max	Min	Typ	Max	
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
T <sub>A</sub>	Operating Free-Air Temperature	-55		125*	0		75	°C
t <sub>w</sub>	Width of Clock	Low	40		35			ns
		High	30		25			
t <sub>su</sub>	Set-Up Time	60			50			ns
t <sub>h</sub>	Hold Time	0	-15		0	-15		

\*Case temperature

## Electrical Characteristics Over Operating Conditions

Symbol	Parameter	Test Conditions			Min	Typ <sup>†</sup>	Max	Units
V <sub>IL</sub>	Low-Level Input Voltage						0.8	V
V <sub>IH</sub>	High-Level Input Voltage				2			V
V <sub>IC</sub>	Input Clamp Voltage	V <sub>CC</sub> =MIN	I <sub>I</sub> = -18 mA				-1.5	V
I <sub>IL</sub>	Low-Level Input Current	V <sub>CC</sub> =MAX	V <sub>I</sub> =0.4V				-0.25	mA
I <sub>IH</sub>	High-Level Input Current	V <sub>CC</sub> =MAX	V <sub>I</sub> =2.4V				25	μA
I <sub>I</sub>	Maximum Input Current	V <sub>CC</sub> =MAX	V <sub>I</sub> =5.5V				1	mA
V <sub>OL</sub>	Low-Level Output Voltage	V <sub>CC</sub> =MIN	MIL	I <sub>OL</sub> = 12 mA			0.5	V
		V <sub>IL</sub> =0.8V						
V <sub>OH</sub>	High-Level Output Voltage	V <sub>IL</sub> =2V	COM	I <sub>OL</sub> = 24 mA				
		V <sub>CC</sub> =MIN	MIL	I <sub>OH</sub> = -2 mA	2.4			V
V <sub>IL</sub>	Off-State Output Current	V <sub>IL</sub> =0.8V	COM	I <sub>OH</sub> = -3.2 mA				
		V <sub>IH</sub> =2V						
I <sub>OZL</sub>		V <sub>CC</sub> =MAX	V <sub>O</sub> =0.4V				-100	μA
I <sub>OZH</sub>		V <sub>IL</sub> =0.8V	V <sub>O</sub> =2.4V				100	μA
I <sub>OS</sub>	Output Short-Circuit Current*	V <sub>CC</sub> =5.0V	V <sub>O</sub> =0V	-30			-130	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> =MAX				120	180	mA

\*No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


†All typical values are at V<sub>CC</sub>=5V, T<sub>A</sub>=25°C

## Switching Characteristics Over Operating Conditions

Symbol	Parameter	Test Conditions (See Test Load)	Military			Commercial			Units
			Min	Typ	Max	Min	Typ	Max	
t <sub>PD</sub>	Maximum Clock Frequency	CL=50 pF R <sub>1</sub> =200Ω R <sub>2</sub> =390Ω	10.5			12.5			MHz
	I <sub>O</sub> , I <sub>1</sub> to L <sub>1</sub> RO, R <sub>1</sub> LO			35	60		35	50	ns
	Clock to Q			20	35		20	30	ns
	Clock to L <sub>1</sub> RO, R <sub>1</sub> LO			55	95		55	80	ns
	Output Enable Delay			35	55		35	45	ns
	Output Disable Delay			35	55		35	45	ns

# Logic Diagram

LS498



TL/L/8331-3