National Semiconductor

54LS74/DM54LS74A/DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

General Description

This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is low or high without affecting the outputs as long as the data setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features

 Alternate military/aerospace device (54LS74) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram



TL/F/6373-1

Order Number 54LS74DMQB, 54LS74FMQB, 54LS74LMQB, DM54LS74AJ, DM54LS74AW, DM74LS74AM or DM74LS74AN See NS Package Number E20A, J14A, M14A, N14A or W14B

Function Table

Inputs				Outputs			
PR	CLR	CLK	D	Q	Q		
L	н	х	X	н	L		
н	L	х	X	L	н		
L	L	х	X	H*	H*		
н	н	1	н	н	L		
н	н	1	L	L	н		
н	Н	Ĺ	X	QO	\overline{Q}_0		

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

↑ = Positive-going Transition

* = This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (high) level.

Q0 = The output logic level of Q before the indicated input conditions were established.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

7V
7V
-55°C to +125°C
0°C to +70°C
-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		1	DM54LS74A			DM74LS74A		
			Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	v
VIH	High Level Input	High Level Input Voltage				2			v
VIL	Low Level Input	Low Level Input Voltage			0.7			0.8	v
I _{OH}	High Level Output Current				-0.4			-0.4	mA
lol	Low Level Output Current				4			8	mA
fCLK	Clock Frequency (Note 2)		0		25	0		25	MHz
fCLK	Clock Frequency (Note 3)		0		20	0		20	MHz
t _W Pulse Widt (Note 2)	Pulse Width (Note 2)	Clock High	18			18			ns
		Preset Low	15			15			
		Clear Low	15			15			
tw	Pulse Width	Clock High	25			25			ns
	(Note 3)	Preset Low	20			20			
		Clear Low	20			20			
tsu	Setup Time (Notes 1 and 2)		20 ↑			20↑			ns
t _{SU}	Setup Time (Notes 1 and 3)		25 ↑			25↑			ns
t _Н	Hold Time (Note 1 and 4)		0↑			0↑			ns
TA	Free Air Operatir	ng Temperature	-55		125	0		70	°C

Note 1: The symbol (1) indicates the rising edge of the clock pulse is used for reference.

Note 2: C_L = 15 pF, R_L = 2 k Ω , T_A = 25°C, and V_{CC} = 5V.

Note 3: C_L = 50 pF, R_L = 2 kΩ, T_A = 25°C, and V_{CC} = 5V.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

LS74A

	Parameter	Conditions $V_{CC} = Min, I_1 = -18 \text{ mA}$		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage					- 1.5	v
V _{OH} High Level Outpu	High Level Output	$V_{CC} = Min, I_{OH} = Max$	DM54	2.5	3.4		v
	Voltage V _{IL} = Max, V _{IH}	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		
V _{OL} Low Level Output Voltage		$V_{CC} = Min, I_{OL} = Max$	DM54		0.25	0.4	
	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	v	
		$I_{OL} = 4 \text{ mA}, V_{CC} = Min$	DM74		0.25	0.4	
II Input Current @Max Input Voltage	Input Current @Max	$V_{CC} = Max$ $V_1 = 7V$	Data			0.1	- mA
	Input Voltage		Clock			0.1	
			Preset			0.2	
			Clear			0.2	
I _{IH} High Level Input Current	High Level Input	I Input $V_{CC} = Max$ $V_I = 2.7V$	Data			20	μΑ
	Current		Clock			20	
			Clear			40	
			Preset			40	
IIL Low Level In Current	Low Level Input Current		Data			-0.4	- mA
			Clock			-0.4	
			Preset			-0.8	
			Clear			-0.8	
los	Short Circuit	V _{CC} = Max (Note 2)	DM54	-20		-100	– mA
	Output Current		DM74	-20		-100	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where $V_0 = 2.25V$ and 2.125V for DM54 and DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.

Note 3: With all outputs open, I_{CC} is measured with CLOCK grounded after setting the Q and \overline{Q} outputs high in turn.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)					
			C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		25		20		MHz
^t PLH	Propagation Delay Time Low to High Level Output	Clock to Q or Q		25		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or \overline{Q}		30		35	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Preset to Q		25		35	ns
^t PHL	Propagation Delay Time High to Low Level Output	Preset to Q		30		35	ns
^t PLH	Propagation Delay Time Low to High Level Output	Clear to Q		25		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		30		35	ns