# National Semiconductor

## DM54S174/DM74S174, DM54S175/DM74S175 Hex/Quad D Flip-Flops with Clear

#### **General Description**

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the quad (175) versions feature complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

#### Features

- S174 contain six flip-flops with single-rail outputs.
- S175 contain four flip-flops with double-rail outputs.
- Buffered clock and direct clear inputs
- Individual data input to each flip-flop
- Applications include: Buffer/storage registers Shift registers Pattern generators
- Typical clock frequency 110 MHz
- Typical power dissipation per flip-flop 75mW



Order Number DM54S174J, DM54S175J, DM54S175W, DM74S174N or DM74S175N See NS Package Number J16A, N16E or W16A

#### Function Table (Each Flip-Flop)

	Inputs			Outputs			
Clear	Clock	D	Q	<b>Q</b> †			
L	X	х	L	Н			
н	1	н	н	L			
н	1	L	L	н			
н	L	х	Q <sub>0</sub>	$\overline{Q}_0$			

H = High Level (steady state)

L = Low Level (steady state)

X = Don't Care

 $\uparrow$  = Transition from low to high level

Q0 = The level of Q before the indicated steady-state input conditions were established.

† = \$175 only

#### Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54S	-55°C to +125°C
DM74S	0°C to + 70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

#### Recommended Operating Conditions See Section 1 for Test Waveforms and Output Load

Symbol	Parameter		DM54S174			DM74S175			Units
			Min	Nom	Max	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	v
VIH	High Level Input V	oltage	2			2			v
VIL	Low Level Input V	oltage			0.8			0.8	v
юн	High Level Output	Current			-1			-1	mA
lol	Low Level Output Current				20			20	mA
fCLK	Clock Frequency (Note 1)		0	110	75	0	110	75	MHz
fCLK	Clock Frequency (Note 2)		0	90	65	0	90	65	MHz
tw	Pulse Width (Note 1)	Clock	7			7			- ns
		Clear	10			10			
	Pulse Width (Note 2)	Clock	9			9			
		Clear	12			12			
tsu	Data Setup Time (	Note 1)	5			5			
	Data Setup Time (Note 2)		7			7			ns
ŧн	Data Hold Time (N	Data Hold Time (Note 1)				3			
	Data Hold Time (Note 2)		5			5			ns
t <sub>REL</sub>	Clear Release Time (Note 1)		5			5			
	Clear Release Time (Note 2)		7			7			ns
TA	Free Air Operating Temperature		-55		125	0		70	°C

Note 1:  $C_L = 15 \text{ pF}$ ,  $R_L = 280\Omega$ ,  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

Note 2:  $C_L = 50 \text{ pF}$ ,  $R_L = 280\Omega$ ,  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

S174•S175

### Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min$ , $I_I = -18 mA$				-1.2	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max	DM54	2.5	3.4		v
		$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V <sub>OL</sub>	Low Level Output Voltage	$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Min, } I_{OL} = \text{Max} \\ V_{IH} &= \text{Min, } V_{IL} = \text{Max} \end{split}$				0.5	v
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
Iн	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				50	μA
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-2	mA
los	I <sub>OS</sub> Short Circuit	V <sub>CC</sub> = Max	DM54	-40		- 100	- mA
	Output Current	(Note 2)	DM74	-40		- 100	
lcc	Supply Current (S174)	V <sub>CC</sub> = Max (Note 3)			90	144	mA
lcc	Supply Current (S175)	V <sub>CC</sub> = Max (Note 3)			60	96	mA

# Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

	Parameter	From (Input) To (Output)					
Symbol			C <sub>L</sub> = 15 pF		C <sub>L</sub> = 50 pF		Units
			Min	Max	Min	Max	
fMAX	Maximum Clock Frequency		75		65		MHz
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock to Output		12		15	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock to Output		17		21	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output (S175 Only)	Clear to Q		15		18	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clear to Q		22		23	ns

Note 1: All typicals are at V\_{CC}\,=\,5V,\,T\_{A}\,=\,25^{\circ}C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: With all outputs open and 4.5V applied to all DATA and CLEAR inputs, I<sub>CC</sub> is measured after a momentary ground, then 4.5V applied to the CLOCK input.

S174•S175

### Logic Diagrams





TL/F/6472-4

TL/F/6472-3