

October 1986 Revised February 2000

DM74ALS541 Octal Buffer and Line Driver with 3-STATE Outputs

General Description

This octal buffer and line driver is designed to have the performance of the DM74ALS240A series and, at the same time, offer a pinout with inputs and outputs on opposite sides of the package. This arrangement greatly enhances circuit board layout. The 3-STATE control gate is a 2-input NOR such that if either G1 or G2 is HIGH, all eight outputs are in the high impedance state.

Features


- Advanced oxide-isolated ion-implanted Schottky TTL process
- Switching performance is guaranteed over full temperature and V_{CC} supply range
- Data flow-thru pinout (all inputs on opposite side from
- P-N-P Inputs reduce DC loading

Ordering Code:

Order Number	Package Number	Package Description
DM74ALS541WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74ALS541SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74ALS541N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Function Table

	Output		
<u>G</u> 1	G2	Α	Υ
Н	Х	Х	Hi-Z
Х	Н	Х	Hi-Z
L	L	L	L
L	L	Н	Н

H = HIGH Logic Level

L = LOW Logic Level X = Don't Care (Either LOW or HIGH Logic Level)

Hi-Z = High Impedance (OFF) State

Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage: Control Inputs 7V

Voltage Applied to a Disabled

3-STATE Output 5.5V

Operating Free-Air Temperature Range 0° C to $+70^{\circ}$ C Storage Temperature Range -65° C to $+150^{\circ}$ C

Typical θ_{JA}

 N Package
 58.5°C/W

 M Package
 77.5°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions


Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
I _{OH}	HIGH Level Output Current			-15	mA
I _{OL}	LOW Level Output Current			24	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics


over recommended free air temperature range


Symbol	Parameter	Test Conditions		Min	Тур	Max −1.2	Units V
V _{IK}	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$	$V_{CC} = Min, I_I = -18 \text{ mA}$				
V _{OH}	HIGH Level	$V_{CC} = 4.5V \text{ to } 5.5V$	$I_{OH} = -0.4 \text{ mA}$				
	Output Voltage	V _{CC} = Min	$I_{OH} = -3 \text{ mA}$	2.4	3.2		V
			I _{OH} = Max	2			
V _{OL}	LOW Level	V _{CC} = Min	I _{OL} = 12 mA		0.25	0.4	4
	Output Voltage		$I_{OL} = 24 \text{ mA}$		0.35	0.5	mA
lı	Input Current at Maximum Input Voltage	V _{CC} = Max, V _I = 7V	V _{CC} = Max, V _I = 7V			100	μА
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$	V _{CC} = Max, V _I = 2.7V			20	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-100	μΑ
l _{OZH}	HIGH Level 3-STATE Output Current	$V_{CC} = Max, V_O = 2.7V$				20	μА
I _{OZL}	LOW Level 3-STATE Output Current	$V_{CC} = Max, V_O = 0.4V$	$V_{CC} = Max, V_O = 0.4V$			-20	μА
I _O	Output Drive Current	$V_{CC} = Max$, $V_O = 2.25V$		-30		-112	mA
I _{CC}	Supply Current	V _{CC} = Max	Outputs HIGH		6	14	
			Outputs LOW		15	25	mA
			Outputs Disabled		13.5	22	

Switching Characteristics over recommended operating free air temperature range							
Symbol	Parameter	Conditions	From (Input) To (Output)	Min	Max	Units	
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	$V_{CC} = 4.5V \text{ to } 5.5V,$ $R_1 = R_2 = 500\Omega,$	A to Y	4	14	ns	
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	C _L = 50 pF	A to Y	2	10	ns	
t _{PZH}	Output Enable Time to HIGH Level Output		G to Y	5	15	ns	
t _{PZL}	Output Enable Time to LOW Level Output		G to Y	8	20	ns	
t _{PHZ}	Output Disable Time from HIGH Level Output		G to Y	1	10	ns	
t _{PLZ}	Output Disable Time from LOW Level Output		G to Y	2	12	ns	



20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide Package Number M20B





20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com