



DM74LS952

Dual Rank 8-Bit TRI-STATE® Shift Registers


General Description

These circuits are TRI-STATE, edge-triggered, 8-bit I/O registers in parallel with 8-bit serial shift registers which are capable of operating in any of the following modes: parallel load from I/O pins to register "A", parallel transfer down from register "A" to serial shift register "B", parallel transfer up from shift register "B" to register "A", serial shift of register "B", synchronously clear. Since the registers are edge-triggered by the positive transition of the clock, the control lines which determine the mode or operation are completely independent of the logic level applied to the clock. Designed for bus-oriented systems, these circuits have their TRI-STATE inputs and outputs on the same pins.

Features

- Registers are edge-triggered by the positive transition of the clock
- All inputs are PNP transistors
- Input disable dominates over output disable
- Output high impedance state does not impede any other mode of operation
- 8-bit I/O pins are TRI-STATE buffers
- Typical shift frequency is 36 MHz
- Typical power dissipation is 305 mW
- All control inputs are active when in an "L" logic state
- Devices can be cascaded into N-bit word

Connection Diagram



Pin Description

DIS_O—Output disable
 I_S—Serial input
 DIS_I—Input disable
 DIS_{TU}—Transfer up disable
 DIS_{TD}—Transfer down disable
 DIS_S—Shift disable
 O_S—Serial output
 CLK—Clock
 GND—Ground
 I/O 1 . . . I/O 8—8-bit I/O pins
 V_{CC}—Supply Voltage

TL/F/6437-1

Top View

Order Number DM74LS952N
 See NS Package Number N18A

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM74LS	0°C to +70°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM74LS952			Units
		Min	Typ	Max	
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	High-Level Input Voltage	2			V
V _{IL}	Low-Level Input Voltage			0.8	V
I _{OH}	High-Level Output Current			−5.2	mA
I _{OL}	Low-Level Output Current			16	mA
f _{CLOCK}	Clock Frequency (Note 5)	0		25	MHz
Clock Pulse	High Pulse Width (Note 5)	25	17		ns
	Low Pulse Width (Note 5)	15	7		ns
t _{SET-UP}	Data Set-Up Time (Note 5)	10			ns
t _{HOLD}	Data Hold Time (Note 5)	0			ns
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions (1)	DM74LS952			Units
			Min	Typ (2)	Max	
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = −18 mA			−1.5	V
V _{OH}	High-Level Output Voltage	V _{CC} = Min, V _{IH} = 2V, V _{IL} = V _{IL} Max	2.4			V
V _{OL}	Low-Level Output Voltage	V _{CC} = Min, V _{IH} = 2V, V _{IL} = V _{IL} Max		0.25	0.4	V
		I _{OL} = 8 mA		0.35	0.5	
		I _{OL} = 16 mA				
I _I	Input Current at Maximum Input Voltage	V _{CC} = Max, V _I = 5.5V			0.1	mA
I _{IH}	High-Level Input Current	V _{CC} = Max, V _I = 2.7V			20	μA
I _{IL}	Low-Level Input Current	V _{CC} = Max, V _I = 0.4V			−50	μA
I _{OS}	Short-Circuit Output Current	V _{CC} = Max (3)	−20		−100	mA
I _{CC}	Supply Current	V _{CC} = Max (4)		61	99	mA
I _{OFF}	TRI-STATE I/O Current	V _{CC} = Max, V _{IH} = 2V			20	μA
		V _O = 2.4V				
		V _O = 0.4V			−20	μA

Note 1: For conditions shown as min or max, use the appropriate value specified under recommended operating conditions.

Note 2: All typical values are at V_{CC} = 5V, T_A = 25°C.

Note 3: Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

Note 4: I_{CC} is measured with serial output open, the clock and shift disable input at 2.4V. All other control inputs and I/O pins grounded.

Note 5: T_A = 25°C and V_{CC} = 5V.

Function Table

Table I

DiSo	DiSi	DiStu	DiStD	CLK	8-Bit I/O Pins	Content of Upper Reg. "A"								Content of Lower Serial Shift Reg. "B"								Os	Comments
						A1	A2	A3	A4	A5	A6	A7	A8	B1	B2	B3	B4	B5	B6	B7	B8		
H	H	H	H	X	Hi-Z	a1	a2	a3	a4	a5	a6	a7	a8	b1	b2	b3	b4	b5	b6	b7	b8	b8	Stable state Entering data from I/O to reg. "A"
L	H	H	H	X	Output	a1	a2	a3	a4	a5	a6	a7	a8	b1	b2	b3	b4	b5	b6	b7	b8	b8	
X	L	H	H	H	Input	i1	i2	i3	i4	i5	i6	i7	i8	b1	b2	b3	b4	b5	b6	b7	b8	b8	
H	H	L	H	H	Hi-Z	b1	b2	b3	b4	b5	b6	b7	b8	b1	b2	b3	b4	b5	b6	b7	b8	b8	Transfer data up from reg. "B" to reg. "A" Reg. "A" will OR data from I/O to reg. "B"
L	H	L	H	H	Output	b1	b2	b3	b4	b5	b6	b7	b8	b1	b2	b3	b4	b5	b6	b7	b8	b8	
X	L	L	H	H	Input	←	←	←	←	DOR	→	→	→	b1	b2	b3	b4	b5	b6	b7	b8	b8	
H	H	H	L	X	Hi-Z	a1	a2	a3	a4	a5	a6	a7	a8	a1	a2	a3	a4	a5	a6	a7	a8	a8	Transfer data down from reg. "A" to reg. "B" Entering data and transfer down
L	H	H	L	X	Output	a1	a2	a3	a4	a5	a6	a7	a8	a1	a2	a3	a4	a5	a6	a7	a8	a8	
X	L	H	L	X	Input	i1	i2	i3	i4	i5	i6	i7	i8	a1	a2	a3	a4	a5	a6	a7	a8	a8	
H	H	L	L	X	Hi-Z	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	(1) Synchronously clear both registers to logic "L" level (2) Enter data to reg. "A" clear reg. "B"
L	H	L	L	X	Output	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	
X	L	L	L	X	Input	i1	i2	i3	i4	i5	i6	i7	i8	L	L	L	L	L	L	L	L	L	
H	H	H	H	L	Hi-Z	a1	a2	a3	a4	a5	a6	a7	a8	d	b1	b2	b3	b4	b5	b6	b7	b7	Serial shifting in the lower reg. "B" Entering data and serial shifting
L	H	H	H	L	Output	a1	a2	a3	a4	a5	a6	a7	a8	d	b1	b2	b3	b4	b5	b6	b7	b7	
X	L	H	H	L	Input	i1	i2	i3	i4	i5	i6	i7	i8	d	b1	b2	b3	b4	b5	b6	b7	b7	
H	H	L	H	L	Hi-Z	b1	b2	b3	b4	b5	b6	b7	b8	d	b1	b2	b3	b4	b5	b6	b7	b7	Transfer up and serial shifting DOR function and serial shifting
L	H	L	H	L	Output	b1	b2	b3	b4	b5	b6	b7	b8	d	b1	b2	b3	b4	b5	b6	b7	b7	
X	L	L	H	L	Input	←	←	←	←	DOR	→	→	→	d	b1	b2	b3	b4	b5	b6	b7	b7	

X ≡ Don't Care

Hi-Z/Output/Input/ ≡ High impedance state/output state/input state

a1 ... a8/b1 ... b8 ≡ The content of the upper register "A"/the lower serial shift register "B" before the most recent ↑ transition of the clock



i1 ... i8 ≡ The level of steady state inputs of the I/O pins

DOR ≡ "Data ORing function" ORing data from both I/O pins and register "B", i.e., i1 + b1, i2 + b2, i3 + b3 ... i8 + b8

d ≡ Data of the serial input



Timing Diagram

DM54/74LS952



TL/F/6437-3


AC Test Circuit and Switching Time Waveforms



TL/F/6437-5

All input pulses are supplied by generators having $t_r \leq 15$ ns, $t_f \leq 6$ ns, PRR ≤ 1 MHz, $Z_{OUT} \approx 50\Omega$.

Cascading Packages



TL/F/6437-6