# National Semiconductor

## DM74LS952 Dual Rank 8-Bit TRI-STATE® Shift Registers

### **General Description**

These circuits are TRI-STATE, edge-triggered, 8-bit I/O registers in parallel with 8-bit serial shift registers which are capable of operating in any of the following modes: parallel load from I/O pins to register "A", parallel transfer down from register "A" to serial shift register "B", parallel transfer up from shift register "B" to register "A", serial shift of register "B", synchronously clear. Since the registers are edgetriggered by the positive transition of the clock, the control lines which determine the mode or operation are completely independent of the logic level applied to the clock. Designed for bus-oriented systems, these circuits have their TRI-STATE inputs and outputs on the same pins.

#### Features

- Registers are edge-triggered by the positive transition of the clock
- All inputs are PNP transistors
- Input disable dominates over output disable
- Output high impedance state does not impede any other mode of operation
- 8-bit I/O pins are TRI-STATE buffers
- Typical shift frequency is 36 MHz
- Typical power dissipation is 305 mW
- All control inputs are active when in an "L" logic state
- Devices can be cascaded into N-bit word

#### **Connection Diagram**



Order Number DM74LS952N See NS Package Number N18A

2-505

#### Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply voltage	7.
Input Voltage	7V
Operating Free Air Temperature Range	
DM74LS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 second	s) 300°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

### **Recommended Operating Conditions**

Symbol	Parameter		DM74LS952		Unite
Symbol	Farameter	Min	Тур	Max	onita
V <sub>CC</sub>	Supply Voltage	4.75	5	5.25	v
VIH	High-Level Input Voltage	2			v
VIL	Low-Level Input Voltage			0.8	v
I <sub>OH</sub>	High-Level Output Current			-5.2	mA
IOL	Low-Level Output Current			16	mA
fclock	Clock Frequency (Note 5)	0		25	MHz
Clock Pulse	High Pulse Width (Note 5)	25	17		ns
	Low Pulse Width (Note 5)	15	7		ns
<sup>t</sup> SET-UP	Data Set-Up Time (Note 5)	10			ns
t <sub>HOLD</sub>	Data Hold Time (Note 5)	0			ns
T <sub>A</sub>	Free Air Operating Temperature	0		70	°C

#### Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condition	e (1)		DM74LS95	2	Unite
oymbol	rarameter	Condition	3(1)	Min	Тур (2)	Max	onito
VI	Input Clamp Voltage	$V_{CC} = Min$ , $I_I = -18 m/$	٩			- 1.5	v
V <sub>OH</sub>	High-Level Output Voltage	$V_{CC} = Min, V_{IH} = 2V,$ $V_{IL} = V_{IL} Max$	$I_{OH} = -5.2  mA$	2.4			v
V <sub>OL</sub>	Low-Level Output Voltage	$V_{CC} = Min, V_{IH} = 2V,$	I <sub>OL</sub> = 8 mA		0.25	0.4	v
		$V_{IL} = V_{IL} Max$	I <sub>OL</sub> = 16 mA		0.35	0.5	v
lı	Input Current at Maximum Input Voltage	$V_{CC} = Max, V_I = 5.5V$				0.1	mA
կլլ	High-Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μA
կլ	Low-Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-50	μA
los	Short-Circuit Output Current	$V_{\rm CC} = Max$ (3)		-20		-100	mA
ICC	Supply Current	$V_{CC} = Max (4)$			61	99	mA
IOFF	TRI-STATE I/O Current	$V_{CC} = Max, V_{IH} = 2V$	$V_{O} = 2.4V$			20	μΑ
			$V_{O} = 0.4V$			-20	μA

Note 1: For conditions shown as min or max, use the appropriate value specified under recommended operating conditions.

Note 2: All typical values are at V<sub>CC</sub> = 5V,  $T_A$  = 25°C.

Note 3: Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

Note 4: ICC is measured with serial output open, the clock and shift disable input at 2.4V. All other control inputs and I/O pins grounded.

Note 5:  $T_{\text{A}}$  = 25°C and  $V_{\text{CC}}$  = 5V.

Symbol	Parameter	Conditions	Min	Max	Units
f <sub>MAX</sub>	Maximum Clock Frequency		25		MHz
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High-Level from Clock to Any Outputs		7	33	ns
<sup>t</sup> PHL	Propagation Delay Time, High-to-Low Level from Clock to Any Output	$C_L = 15  pF$ , $R_L = 1  k\Omega$	10	48	ns
<b>t</b> ENABLE	Enable Time from Any Control Inputs		5	24	ns
t <sub>DISABLE</sub>	Disable Time from Any Control Inputs		6	27	ns
t <sub>PZH</sub>	Output Enable Time to High Level		5	23	ns
t <sub>PZL</sub>	Output Enable to Low Level		4	18	ns
t <sub>PHZ</sub>	Output Disable Time from High Level	$C_{i} = 5 \text{ pE } B_{i} = 1 \text{ kO}$	5	23	ns
t <sub>PLZ</sub>	Output Disable Time from Low Level		6	27	ns

## Logic Diagram



2-507

Fun	ctio	n Tâ	able									Table	_							
92	9	4	9	-	2		8-Bit 1/0	Content of	Upper R(	"A". ₽€		Co	Itent of	Lower	Serial S	hift Rec	"B"-1			
000		UTeiu		5	s cr	S V	Pins	A1 A2 A3 A	4 A5 A	6 A7 A	8 B1	B2	B3	B4	B5	B6	B7	B8	ŝ	Comments
т	т	т	т	Т	×	×	Hi-Z	a1 a2 a3 a <sup>,</sup>	4 a5 al	5 a7 al	b1 b1	b2	b3	b4	b5	9q	b7	b8	b8	
Ч	т	т	т	Т	×	×	Output	a1 a2 a3 a <sup>,</sup>	1 a5 al	5 a7 ai	8 b1	b2	<b>b</b> 3	b4	b5	9q	b7	<b>b</b> 8	<b>b</b> 8	Stable state
×	L	н	н	н	+	×	Input	1, 12, 13, 1 <sub>2</sub>	1 I5 IE	3 17 15	b1	b2	b3	b4	<b>b</b> 5	9q	b7	b8	b8	Entering data from I/O to reg. "A"
т	т	L	Ξ	I	4	×	Hi-Z	b1 b2 b3 b	4 b5 bt	5 b7 b	9 b1	b2	b3	b4	b5	9q	b7	b8	<b>b</b> 8	Transfer data un from red. "B" to red. "∆"
ч×	гч		ΙI	II	<b>←</b> ←	××	Output Input	b1 b2 b3 b ↑ ↑ ↑ [	4 p5 p OR ↑	↑ ₽ 1 0	8 7 5	59 29 29	63 F3	5 b4	b5 b5	99 90	b7 b7	89 89	89 89	Req. "A" will OR data from I/O to req. "B"
т	Т	Т	-	×	·   ←	×	Hi-Z	a1 a2 a3 a <sup>,</sup>	t a5 a(	3 a7 al	3 a1	a2	a3	a4	a5	a6	a7	a8	a8	
×∟	I -	тт		××	<b>←</b> ←	××	Output	at a2 a3 a <sup>1</sup> 14 15 15 14	4 a5 al I <sub>E</sub> Ie	6 a7 al	a a1	a2 a2	a3 a3	a4 a4	a5 a5	a6 a6	a7 a7	a8 88	a8 88	I ransier data down from reg. "A" to reg. "B" Futering data and transfer down
:		-	-	>	++	>	н. 7	2	2 -	-	-	-	-	-	-	-	-	-	-	(1) Sunchronoucly clear both radictore to
: -	: т			<		×	Output	· – · · – ·	 	ب ، ب ر		<u>ب</u> ر			<b>.</b> . ו	ı		J		(2) logic "L" level
×				×	- <del>-</del>	×	Input	1 <sub>1</sub> 1 <sub>2</sub> 1 <sub>3</sub> 1 <sub>4</sub>	. I5 lé	3 17 IE	_ ~	_		_	_	_	_	-		(3) Enter data to reg. "A" clear reg. "B"
т	т	т	т	-	← ·	σ	Hi-Z	a1 a2 a3 a <sup>,</sup>	t a5 at	s a7 at	3 d	P1	b2	p3	þ4	b5	b6	b7	b7	Serial shifting in the lower red. "B"
	I	I	I		← ·	σ	Output	a1 a2 a3 a <sup>,</sup>	4 a5 al	5 a7 ai	9 8	b1	<b>b</b> 2	p3	b4	<b>b5</b>	<b>9</b> 9	b7	b7	
×	-	т	т	-	←	σ	Input	11 12 13 14	15	3 4	D m	5	<b>p</b> 2	p3	b4	p2	99	2q	P7	Entering data and serial shifting
I	т		I	<u>ب</u>	<del>\</del>	σ	Hi-Z	b1 b2 b3 b	1 b5 b(	5 b7 b(	p 8	<b>F</b> q	<b>b</b> 2	β	b4	<b>b5</b>	9Q	b7	b7	Transfer up and serial shifting
_	Ι		I		← ·	Ρ	Output	b1 b2 b3 b	4 b5 b(	5 b7 bi	0 0	6	p2	p3	b4	P2	9q	P7	P7	
×	_		т	-	←	Ρ	Input	$\overrightarrow{\downarrow}$ $\downarrow$ $\downarrow$	♦ HOC	↑ ↑	P	Pd	p2	p3	4	p2	99	P7	b7	DOR function and serial shifting
X ≡ X ± ± Z( D C = 1 :	Don't ( Output I <sub>8</sub> ≡ 1 2 Data of	Care Care The level ata ORim f the seri	≡ Highi = The c of steaar g function tal input	mpeda content n" OR n"	t of the stating dat	ate/ou upper a from	register "A" e I/O pins i both I/O pir	ut state /the lower serial s is and register "B"	hift registe	hefo	= = = 5. 5. 5.	b3 I <sub>8</sub>	it 1 tran	sition of t	The clock				]	



