National Semiconductor

DM54S138/DM74S138, DM54S139/DM74S139 Decoders/Demultiplexers

General Description

These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times. In high-performance memory systems these decoders can be used to minimize the effects of system decoding. When used with high-speed memories, the delay times of these decoders are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The S138 decodes one-of-eight lines, based upon the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented with no external inverters, and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The S139 comprises two separate two-line-to-four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.

All of these decoders/demultiplexers feature fully buffered inputs, presenting only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and simplify system design.

Features

- Designed specifically for high speed: Memory decoders
- Data transmission systems S138 3-to-8-line decoders incorporates 3 enable inputs
- to simplify cascading and/or data reception
- \$139 contains two fully independent 2-to-4-line decoders/demultiplexers
- Schottky clamped for high performance
- Typical propagation delay time (3 levels of logic) S138 8 ns
- S139 7.5 ns
- Typical power dissipation
 S138 245 mW
 S139 300 mW



Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54S	-55° C to +125°C
DM74S	0° C to +70°C
Storage Temperature Range	-65^\circC to $+150^\circC$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DN	/I54S138,S1	39	D	Units		
	i di dineter	Min	Nom	Max	Min	Nom	Max	onno
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V .
VIH	High Level Input Voltage	2			2			v
VIL	Low Level Input Voltage			0.8			0.8	v
ЮН	High Level Output Current			-1			-1	mA
IOL	Low Level Output Current			20			20	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$				-1.2	v
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	v
lj –	Input Current @ Max Input Voltage	$V_{CC} = Max, V_1 = 5.5V$				1	mA
lін	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				50	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		- 100	mA
	Output Current	(Note 2)	DM74	-40		-100	IIIA
lcc	Supply Current (S138)	V _{CC} = Max (Note 3)			49	74	mA
Icc	Supply Current (S139)	V _{CC} = Max (Note 3)			60	90	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: ICC is measured with all outputs enabled and open.

'S138 Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol		From (Input) to (Output)	Levels of Delay]			
	Parameter			C _L = 15 pF		$C_L = 50 pF$		Units
				Min	Max	Min	Max	1
t _{PLH}	Propagation Delay Time Select to Low to High Level Output Output		2		7		9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Output	2		10.5		14	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Output	3		12		14	ns
^t PHL	Propagation Delay Time High to Low Level Output	Select to Output	3		12		15	ns
^t PLH	Propagation Delay Time Low to High Level Output	Enable to Output	2		8		10	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable to Output	2		11		14	ns
^t PLH	Propagation Delay Time Low to High Level Output	Enable to Output	3		11		13	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable to Output	3		11		14	ns

'S139 Switching Characteristics

at $V_{CC}=5V$ and $T_{A}=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol		From (Input) to	Levels of Delay					
	Parameter			C _L = 15 pF		$C_L = 50 pF$		Units
		(Output)		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	Select to Output	2		7.5		10	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Select to Output	2		10		13	ns
^t PLH	Propagation Delay Time Low to High Level Output	Select to Output	3		12		13	ns
^t PHL	Propagation Delay Time High to Low Level Output	Select to Output	3		12		15	ns
^t PLH	Propagation Delay Time Low to High Level Output	Enable to Output	2		8		10	ns
^t PHL	Propagation Delay Time High to Low Level Output	Enable to Output	2		10		13	ns

Function Tables

	5138											
	Inp			Outputs								
En	able	S	ele	ct	Culpuis							
G1	G2*	С	в	A	YO	Y1	¥2	Y3	Y 4	Y5	Y6	¥7
х	н	х	х	х	н	н	н	н	н	н	н	н
L	Х	х	х	Х	н	н	н	н	н	н	н	н
н	L	L	L	L	L	н	н	н	н	н	н	н
н	L	L	L	н	н	L	н	н	н	н	н	н
н	L	L	н	L	н	н	L	н	н	н	н	н
н	L	L	н	н	н	н	н	L	н	н	н	н
н	L	н	L	L	н	н	н	н	L	н	н	н
н	L	н	L	н	н	H.	н	н	н	L	н	н
н	L	H	H	L	н	н	н	н	н	н	L	н
н	L	н	н	н	н	н	н	н	н	н	н	L

G2 = G2A + G2B

H = high level, L = low level, X = don't care (either low or high logic level)

Logic Diagrams



H = high level, L = low level, X = don't care (either low or high logic level)



S138 • S139