National Semiconductor

DM74S299 TRI-STATE® 8-Bit Universal Shift/Storage Registers

Description

This Schottky TTL eight-bit universal register features multiplexed inputs/outputs to achieve full eight bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both function-select lines, S0 and S1, high. This places the TRI-STATE outputs in a high-impedance state, which permits data that is applied on the input/output lines to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. A direct overriding input is provided to clear the register whether the outputs are enabled or off.

Features

- Multiplexed inputs/outputs provide improved bit density
- Four modes of operation: Hold (Store) Shift Left Shift Right Load Data
- TRI-STATE outputs drive bus lines directly
- Can be cascaded for N-bit word lengths
- Operates with outputs enabled or at high Z
- Guaranteed shift (clock) frequency 50 MHz
- Typical power dissipation 700 mW

Connection Diagram



Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM74S	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter		Units			
Symbol	Faranieter	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.75	5	5.25	V	
VIH	High Level Input Voltage	2			v	
VIL	Low Level Input Voltage			0.8	v	
ІОН	High Level Output Current (Q _A thru Q _H)			-6.5	mA	
	High Level Output Current (QA', QH')			-0.5		
lol	Low Level Output Current (QA thru QH)				20	mA
	High Level Output Current (Q _{A'} , Q _{H'})			6	1004	
fclk	Clock Frequency (Note 2)	0	70	50	MHz	
fclk	Clock Frequency (Note 3)		0	60	40	MHz
tw	Pulse Width (Note 5)	Clock High	10			
		Clock Low	10			ns
		Clear Low	10			
ts∪	Setup Time (Notes 4 & 5)	Select	15↑			
		Data High	7↑			ns
		Data Low	5↑			
tн	Hold Time (Notes 4 & 5)		5↑			ns
t _{REL}	Clear Release Time (Note 5)		10↑			ns
TA	Free Air Operating Temperature		0		70	°C

Note 1: The symbol (1) indicates the rising edge of the clock pulse is used for reference.

Note 2: $C_L = 15 \text{ pF}$, $R_L = 280\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Note 3: $C_L = 50 \text{ pF}$, $R_L = 280\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Note 4: Data includes the two serial inputs and the eight input/output data lines.

Note 5: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Conditions Min				Units	
Vi	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 mA$				-1.2	v	
V _{OH} High Level Output Voltage	V _{CC} = Min, I _{OH} = Max	Q _A thru Q _H	2.4	3.2		v		
	Voltage	V _{IL} = Max, V _{IH} = Min	Q _{A'} , Q _{H'}	2.7	3.4]	
V _{OL}	$ \begin{array}{llllllllllllllllllllllllllllllllllll$				0.5	v		
կ	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA	
hн	High Level Input Current	$V_{CC} = Max$ $V_{I} = 2.7V$	A thru H, S0, S1			100	μΑ	
			Any Other			50		

3-126

Symbol	Parameter		Cond	itions		Min	Typ (Note 1)	Max	Unite
կլ	Low Level Input		= Max	Clock,	Clear			-2	
1	Current	$V_l = 0$	0.5V	S0, S1				-0.5	mA
				Other				-0.25	
lozн	Off-State Output Current with High Level Output Voltage Applied (Q _A thru Q _H)		$\label{eq:VCC} \begin{array}{l} V_{CC} = Max, V_O = 2.4V \\ V_{IH} = Min, V_{IL} = Max \end{array}$					100	μΑ
lozl	Off-State Output Current with Low Level Output Voltage Applied (Q _A thru Q _H)		$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Max}, V_{O} = 0.5 \text{V} \\ V_{IH} &= \text{Min}, V_{IL} = \text{Max} \end{split}$					-250	μA
los	Short Circuit Output Current (Q _A thru Q _H)	V _{CC} =	= Max (N	ote 2)		-40		- 100	mA
	Short Circuit Output Current (Q _{A'} , Q _{H'})	V _{CC} =	= Max (N	ote 2)		-20		- 100	
lcc	Supply Current	V _{CC} =	= Max				140	225	mA
Symbol	Parameter		From (Input) To (Output)			HL = 2	280Ω (Note 2)	50 pF	Units
-,					Min	Max		Max	
f _{MAX}	Maximum Clock Frequency		(Not	e 3)	50		40		
tPLH				/		_	40		MHz
	Propagation Delay Time Low to High Level Output (Not	te 2)	Cloc Q _{A'} o	k to		20	40	22	MHz ns
t _{PHL}				k to r Q _H , k to		20	40	22 23	·······
	Low to High Level Output (Not Propagation Delay Time		Q _{A'} o Cloc	k to r Q _H , k to r Q _H , k to			40		ns
t _{PHL}	Low to High Level Output (Not Propagation Delay Time High to Low Level Output (Not Propagation Delay Time		Q _{A'} o Cloc Q _{A'} o Cloc	k to r Q _H r k to r Q _H r k to ru Q _H k to				23	ns ns
t _{PHL}	Low to High Level Output (Not Propagation Delay Time High to Low Level Output (Not Propagation Delay Time Low to High Level Output Propagation Delay Time Low to High Level Output Propagation Delay Time Low to High Level Output	te 2)	Q _A , o Cloc Q _A , o Cloc Q _A the Cloc	k to r Q _H , k to r Q _H k to ru Q _H k to ru Q _H				23	ns ns ns
tphl tplh tphl tphl	Low to High Level Output (Not Propagation Delay Time High to Low Level Output (Not Propagation Delay Time Low to High Level Output Propagation Delay Time High to Low Level Output	te 2)	$\begin{array}{c} Q_{A'} \ o \\ Cloc \\ Q_{A'} \ o \\ Cloc \\ Q_{A} \ o \\ Cloc \\ Q_{A} \ thr \\ Cloc \\ Q_{A} $	k to r Q _H , k to r Q _H k to u Q _H w Q _H r to r Q _H , r to u Q _H		20		23 21 21	ns ns ns ns
tphl tplh tphl tphl	Low to High Level Output (Not Propagation Delay Time High to Low Level Output (Not Propagation Delay Time Low to High Level Output Propagation Delay Time High to Low Level Output (Not Propagation Delay Time High to Low Level Output (Not Propagation Delay Time	te 2)	$\begin{array}{c} Q_{A'} \ o \\ Cloc} \\ Q_{A'} \ o \\ Cloc} \\ Q_{A} \ th \\ Cloc} \\ Q_{A'} \ o \\ Clec \\ Q_{A'} \ o \\ Clec \\ Q_{A'} \ o \\ Clec $	k to $r Q_{H'}$ k to $r Q_{H'}$ k to $u Q_{H}$ k to $u Q_{H}$ $r Q_{H'}$ r to $u Q_{H}$ $r d_{H'}$		20		23 21 21 24	ns ns ns ns ns
tPHL tPLH tPHL tPHL tPHL tPHL	Low to High Level Output (Not Propagation Delay Time High to Low Level Output (Not Propagation Delay Time Low to High Level Output Propagation Delay Time High to Low Level Output Propagation Delay Time High to Low Level Output Propagation Delay Time High to Low Level Output (Not Propagation Delay Time High to Low Level Output Propagation Delay Time High to Low Level Output Output Enable Time	te 2)	$\begin{array}{c} Q_{A'} \ o \\ Cloc \\ Q_{A'} \ o \\ Cloc \\ Q_A \ o \\ Cloc \\ Q_A \ thr \\ Cloc \\ Q_A \ thr \\ Cloc \\ Q_A \ thr \\ Clea \\ Q_{A'} \ o \\ Clea \\ Q_A \ thr \\ \overline{G1, }}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}$	k to r Q _H , k to r Q _H k to u Q _H k to u Q _H r to r Q _H , r to u Q _H ž2 to u Q _H		20		23 21 21 24 24 24	ns ns ns ns ns
tphl tplh tphl tphl tphl tphl	Low to High Level Output (Not Propagation Delay Time High to Low Level Output (Not Propagation Delay Time Low to High Level Output Propagation Delay Time High to Low Level Output (Not Propagation Delay Time High to Low Level Output Output Enable Time to High Level Output Output Enable Time Output Enable Time	te 2)	$\begin{array}{c} Q_{A'} \ o \\ Cloc \\ Q_{A'} \ o \\ Cloc \\ Q_A \ o \\ Cloc \\ Q_A \ thr \\ Cloc \\ Q_A \ thr \\ Cleas \\ Q_A' \ o \\ Cleas \\ Q_A \ thr \\ \overline{G} \ 1, \overline{G} \\ Q_A \ thr \\ \overline{G} \ 1, \overline{G} \end{array}$	k to r Q _H / k to r Q _H k to u Q _H k to u Q _H r to r Q _H / r to r Q _H / si2 to u Q _H si2 to u Q _H si2 to u Q _H		20		23 21 21 24 24 24 18	ns ns ns ns ns

S299

Note 1: $C_L = 5 \text{ pF}.$

Note 2: R_L = 1K Ω for delays measured to $Q_{A'}$ and $Q_{H'}.$

Note 3: For testing $f_{\mbox{MAX}}$ all outputs are loaded simultaneously.

S299

ation Table

	Inputs									Inputs/Outputs							Outputs						
Mode	Clear	Clear	Clear	Clear	Clear	Clear	Fund Sei			tput itrol	Clock	Se	rial	A/QA	B/Q _B	C/Q _C	D/Q _D	E/Q _E	F/Q _F	G/Q _G	H/Q _H	Q _{A'}	Q _{H'}
		S1	S0	G 1†	G 2†		SL	SR															
Clear	L	X L	L X	L	L L	X X	X X	X X	L	L L	L	L L	L L	L	L L	L L	L	L L					
Hold	H H	L X	L X	L	L L	X L	X X	x x	Q _{A0} Q _{A0}	Q _{B0} Q _{B0}	Q _{C0} Q _{C0}	Q _{D0} Q _{D0}	Q _{E0} Q _{E0}	Q _{F0} Q _{F0}	Q _{G0} Q _{G0}	Q _{H0} Q _{H0}	Q _{A0} Q _{A0}						
Shift Right	H H	L L	н н	L	L L	↑ ↑	x x	H L	H L	Q _{An} Q _{An}	Q _{Bn} Q _{Bn}	Q _{Cn} Q _{Cn}	Q _{Dn} Q _{Dn}	Q _{En} Q _{En}	Q _{Fn} Q _{Fn}	Q _{Gn} Q _{Gn}	H L	Q _{Gn} Q _{Gn}					
Shift Left	H H	H H	L L	L L	L L	↑ ↑	H L	X X	Q _{Bn} Q _{Bn}	Q _{Cn} Q _{Cn}	Q _{Dn} Q _{Dn}	Q _{Én} Q _{En}	Q _{Fn} Q _{Fn}	Q _{Gn} Q _{Gn}	Q _{Hn} Q _{Hn}	H L	Q _{Bn} Q _{Bn}	H L					
Load	н	н	н	X	х	↑	x	х	a	b	с	d	е	f	g	h	a	h					

†When one or both output controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected

a...h = the level of the steady-state input at inputs A through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals.

 $Q_{A0}...Q_{H0}$ = The output logic level of Q_X before the indicated input conditions were established.

H = high level, L = low logic level, X = either low or high logic level

 $Q_{An}...Q_{Hn}$ = The output logic level before the active transition (\uparrow) of the clock input.

