Proprietary

DM75/DM8552,L52,54,L54

TRI-STATE Synchronous Counters/Latches

General Description

These circuits logically combine the functions of counters for frequency division, latches to store the data from the counters, and output buffer gates which provide both standard TTL outputs as well as high-impedance outputs for multiplexing of data. The counters are fully synchronous, and are made up of four edge-triggered JK flip-flops. To further facilitate operation, the Count Mode and Terminal Count outputs are also operable when the data outputs are in the high-impedance state or the latch mode.

Features

 DM7552 DM75L5 	2/8552 52/85L52	Decade coun	ter/latch
 DM7554 DM75L5 	/8554 64/85L54	Binary count	er/latch
TYPE		POWER	TYPICAL CLOCK FREQUENCY
52, 54	330	mW	23 MHz
L52, L54	38 (mW	11 MHz

Connection Diagram



7552(J), (W); 8552(J), (N), (W); 75L52/85L52(J), (N), (W); 7554(J), (W); 8554(J), (N), (W); 75L54/85L54(J), (N), (W)

Truth Table

	INPUTS							0	UTPUTS		
OD1	OD2	CEP	CET	CLEAR	PRESET	TE	Α	В	С	D	,TC
н	х	х	x	х	х	х	"⊦	ligh Impe	dance Sta	te''	•
X	н	x	х	х	х	х	"High Impedance State"				*
1 L	۰L	х	х	н	х	н	L	L	L	L	L
L	L	х	х	L I	н	н	н	н	Η.	н	*
L	L	х	X	х	х	L.		LA	тсн		*
L	L	н	н	۰L	L	н		COL	JNT		*

*Function of the count sequence.

Proprietary

DM75/DM8552,L52,54,L54

Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER				DM75/85	DM75L/85L	
		CONDITIONS		52, 54	L52, L54	UNITS
				MIN TYP(1) MAX	MIN TYP(1) MAX	
VIH	High Level Input Voltage			2	2	v
VIL	Low Level Input Voltage		1. 1	0.8	0.7	• • • v
VI I	Input Clamp Voltage	V _{CC} = Min, I ₁ = -12 mA		-1.5	N/A	: V
Іон	High Level Output Current	DM75		-2.0	-1.0	1
-Un			DM85	-5.2	-1.0	mA
VOH	High Level	14 A4 14 014	I _{OH} = 0.2 mA		2.4 2.8	v
	Output Voltage	$V_{CC} = Min, V_{IH} = 2V$	I _{OH} = 0.4 mA	2.4 3.3		
1.1	Others	V _{IL} = Max	I _{OH} = Max	2.4 3.3	2.4 2.7	
IOL	Low Level Output Current		DM75	16	2.0	-
			DM85	16	3.6	mA
VOL	Low Level Output Voltage	V _{CC} = Min, V _{IH} = 2V	DM75	0.2 0.4	0.15 0.3	- v
		V _{IL} = Max, I _{OL} = Max	DM85	0.2 0.4	0.2 0.4	
O(OFF)	Off State (High Impedance State)	V _{CC} = Max, V _{IH} = 2V	V _O = 0.3V		-40	· · ·
	Output Current	$V_{CC} = Max$, $V_{IH} = 2V$ $V_{II} = Max$	V _O = 0.4V	-40		μA
			V _O = 2.4V	40	20	
4 5	Input Current at Maximum	$V_{CC} = Max, V_1 = 5.5V$	CET Input	2	0.02 0.2	- mA
	Input Voltage	$v_{\rm CC} = max$, $v_1 = 5.5v$	Others	1	0.01 0.1] ""?
t _{iĤ} ' :	High Level Input Current	V _{CC} = Max, V ₁ = 2.4V	CET Input	80	2 20	
<u>х</u>		$v_{\rm CC} = 100$ x, $v_1 = 2.4$ v	Others	40	1 10	μΑ
I _{IL}	Low Level Input Current	V _{CC} = Max, V ₁ = 0.4V (Std.)	CET Input	-2.0 -3.2	-0.24 -0.36	
11 A.		V ₁ = 0.3V (75L/85L)	Others	-1.0 -1.6	-0.12 -0.18	
los	Short Circuit Output Current	M = Mov(2)	TC Output	-20 -55	-3 -8 -15	
		V _{CC} = Max(2)	Others	-30 -70	-3 -8 -15	- mA
Icc	Supply Current	V _{CC} = Max		66 106	7.6 13	mA

Notes

(1) All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

(2) Not more than one output should be shorted at a time, and for DM7552/8552 or DM7554/8554 duration of short circuit should not exceed one second.

Switching Characteristics $V_{CC} = 5V$, $T_A = 25^{\circ}C$

					CONDITION	c		DM75/8	5	DI	M75L/8	5L	
	PARAMETER	FROM	то		CONDITION	3		52, 54	1	1	L 52, L5 4	۴. <u>.</u>	UNITS
				BOTH	STD.	LOW POWER	MIN	түр	MAX	MIN	TYP	MAX	
fMAX	Maximum Clock Frequency				1		15	23		6	11		MHz
tPLH	Propagation Delay Time, Low-to-High Level Output	Clock	Output					34	70		115	220	ns
tPHL	Propagation Delay Time, High-to-Low Level Output	Clock	Output					23	45		75	150	ns
tPLH	Propagation Delay Time, Low-to-High Level Output	Transfer Enable	Output	C _L = 50 pF				26	50	1	90	160	ns
^t PHL	Propagation Delay Time, High-to-Low Level Output	Transfer Enable	Output	an a	R _L = 400Ω	$R_L = 4 k\Omega$		26	50		90	160	ns
tzH	Output Enable Time to High Level							21	45		75	150	ns
tzL	Output Enable Time to Low Level							25	50		90	150	ns
tHZ	Output Disable Time from High Level			C ₁ = 5 pF				3	8		8	15	ns
tLZ	Output Disable Time from Low Level					an Ang ang ang		17	40	1.	57	105	ns

Proprietary

DM75/DM8552,L52,54,L54

Mode of Operation

When the Transfer Enable (TE) is at a logical "1" level, the data transfer paths between the counter outputs and the output buffer gates are maintained. When the Transfer Enable is at a logical "0" level, the data transfer paths are inhibited, and the state of the output buffer gates are locked in by the latches. The counter and Terminal Count (TC) output remain operable during this time.

Asynchronous Clear resets the counter to 0000.

Asynchronous Preset sets the counter to 1111. The 1111 state may be used in the 52 for blanking out leading zeroes in visual displays. The next clock pulse will advance the 52 to 0001 which denotes the first count of the blanked zero. The next clock pulse will advance the 54 to 0000.

The Terminal Count (TC) output is active high when the counters are at terminal count and the CET is high. The Terminal Count logic equations are:

(52) TC = CET $\cdot A \cdot \overline{B} \cdot \overline{C} \cdot D$ (54) TC = CET $\cdot A \cdot B \cdot C \cdot D$

The following logic levels control the device:

- The counters change state on the positive-going transition of the clock.
- Clearing or presetting is enabled by taking the respective input to a logical "1" level.

DM7552/DM8552 DM75L52/DM85L52 DECADE COUNT SEQUENCE

COUNT		OUTPUTS							
00001	Α	в	С	D	тс				
0	Ĺ	L	L	L	L				
1	н	Ĺ	L	L	L				
2	L	н	L	L	L				
3	н	н	Ł	L	L				
4	L	L	н	L	L				
- 5	н	L	н	L	L				
6	L	н	н	۰L.	L				
7	н	н	н	L	L				
8	L	L	L	н	L				
9	н	L	L	н	н				
**If Preset				1					
Applied									
Next	н	н	н	н	E				
Count	н	L	Ł	L	L				

**The 1111 state may be used in conjunction with certain decoder/drivers (DM7446A, 7447A, 7448) for blanking leading zeroes.

- To enable the count mode both CET and CEP inputs must be at a logical "1" level.
- To latch the outputs the Transfer Enable (TE) input must be taken to the logical "0" level.
- To place the TRI-STATE outputs into the "thirdstate," either of the Output Disable (OD) inputs must be taken to the logical "1" level.

The clock input must be high during the high to low transition of CEP and/or CET for correct logic operation. The CEP and CET inputs may be used in a high speed look ahead technique.

Counter stages can be cascaded to provide multiple stage BCD or Binary synchronous counting by using the 52 or the 54 respectively. With a Terminal Count (TC) fan out of ten, eleven stages are able to operate at the maximum frequency equivalent to a two stage counter.

The characters displayed can be held with a low level on the strobe line while the counters can continue counting. The display can be updated at any time by applying a positive pulse to the strobe line.

DM7554/DM8554 DM75L54/DM85L54 BINARY COUNT SEQUENCE

[OUNT		0	UTPU	тs	
Ľ	.00111	А	В	С	D	тс
Ē	0	L	L	L	L	L
	1	н	L	L	۰L	L
	2	L	н	L	L	L
	3	н	н	Ŀ	L	L
	4	L	L	н	L	L
	5	÷н	L	н	Ľ	L
	6	L	н	н	L	L
	. 7	н	н	н	L	L
	8	L	L	L	н	L
	9	н	L	Ł	н	L
	10	L	н	L	н	ΈL.
	11	н	н	L	н	L
	12	L	Ľ	н	н	L
	13	н	L	н	н	L
	14	L	н	н	н	L
	15	Ή	н	н	н	н



3-67



3-68

.



3-69