# National Semiconductor

# 9308/DM9308 Dual 4-Bit Latch

General Description

The 9308 is a dual 4-bit D-type latch designed for general purpose storage applications in digital systems. Each latch contains both an active LOW Master Reset input an active LOW Enable inputs. The 74116 is a pin for pin equivalent of the 9308.

Connection Diagram

Dual-In-Line Package

$\overline{MR}$	1	24	V_{CC}
$\overline{E}0a$	2	23	Q3b
$\overline{E}1a$	3	22	D3b
D0a	4	21	Q2b
Q0a	5	20	D2b
D1a	6	19	Q1b
Q1a	7	18	D1b
D2a	8	17	Q0b
Q2a	9	16	D0b
D3a	10	15	$\overline{E}1b$
Q3a	11	14	$\overline{E}0b$
GND	12	13	$\overline{MR}b$

TL/F/10208–1

Order Number 9308DMQB, 9308FMQB or DM9308N
See NS Package Number J24A, N24A or W24C

Logic Symbol

TL/F/10208–2

V_{CC} = Pin 24
GND = Pin 12

Pin Names	Description
$D_{0a}-D_{3a}$ } $D_{0b}-D_{3b}$	Parallel Latch Inputs
$\overline{E}_{0a}, \overline{E}_{1a}, \overline{E}_{0b}, \overline{E}_{1b}$	AND Enable Inputs (Active LOW)
$\overline{MR}_a, \overline{MR}_b$	Master Reset Inputs (Active LOW)
$\overline{Q}_{0a}-\overline{Q}_{3a}$ } $\overline{Q}_{0b}-\overline{Q}_{3b}$	Parallel Latch Outputs

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
MIL	−55°C to +125°C
COM	0°C to +70°C
Storage Temperature Range	−65°C to +150°C

Note: *The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.*

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High Level Input Voltage	2			2			V
V_{IL}	Low Level Input Voltage			0.8			0.8	V
I_{OH}	High Level Output Current			−0.8			−0.8	mA
I_{OL}	Low Level Output Current			16			16	mA
T_A	Free Air Operating Temperature	−55		125	0		70	°C
t_s (H)	Setup Time HIGH, D_n to $\overline{E}_n$	6			10			ns
t_h (H)	Hold Time HIGH, D_n to $\overline{E}_n$	4			−2.0			ns
t_s (L)	Setup Time LOW, D_n to $\overline{E}_n$	10			12			ns
t_h (L)	Hold Time LOW, D_n to $\overline{E}_n$	4			8			ns
t_w (L)	$\overline{E}_n$ Pulse Width LOW	18			18			ns
t_w (L)	$\overline{MR}$ Pulse Width LOW	18			18			ns
t_{rec}	Recovery Time, $\overline{MR}$ to $\overline{E}_n$	10			8			ns

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V_I	Input Clamp Voltage	V_{CC} = Min, I_I = −18 mA				−1.5	V
V_{OH}	High Level Output Voltage	V_{CC} = Min, I_{OH} = Max, V_{IL} = Max, V_{IH} = Min		2.4			V
V_{OL}	Low Level Output Voltage	V_{CC} = Min, I_{OL} = Max V_{IH} = Min, V_{IL} = Max				0.4	V
I_I	Input Current @ Max Input Voltage	V_{CC} = Max, V_I = 5.5V				1	mA
I_{IH}	High Level Input Current	V_{CC} = Max, V_I = 2.4V				40	μA
I_{IL}	Low Level Input Current	V_{CC} = Max, V_I = 0.4V				−1.6	mA
I_{OS}	Short Circuit Output Current	V_{CC} = Max (Note 2)	MIL	−20		−70	mA
			COM	−20		−57	
I_{CC}	Supply Current	V_{CC} = Max (Note 3)				100	mA

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open and all inputs grounded.

Functional Description

Data can be entered into the latch when both of the enable inputs are LOW. As long as this logic condition exists, the output of the latch will follow the input. If either of the enable inputs goes HIGH, the data present in the latch at that time is held in the latch and is no longer affected by data input. The master reset overrides all other input conditions and forces the outputs of all the latches LOW when a LOW signal is applied to the Master Reset input.

Truth Table

| $\overline{MR}$	$\overline{E}0$	$\overline{E}1$	D	Qn	Operation
H	L	L	L	L	Data Entry
H	L	L	H	H	Data Entry
H	L	H	X	Qn−1	Hold
H	H	L	X	Qn−1	Hold
H	H	H	X	Qn−1	Hold
L	X	X	X	L	Reset

Qn−1 = Previous Output State
Qn = Present Output State
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

Logic Diagram

TL/F/10208–3

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25°C$ (See Section 1 for test waveforms and output load.)

Symbol	Parameter	9308 $C_L = 15$ pF $R_L = 400\Omega$		Units
		Min	Max	
t_{PLH} t_{PHL}	Propagation Delay $\overline{E}n$ to Qn		30 22	ns
t_{PLH} t_{PHL}	Propagation Delay Dn to Qn		15 18	ns
t_{PHL}	Propagation Delay $\overline{MR}$ to Qn		22	ns