# National Semiconductor

## 9308/DM9308 Dual 4-Bit Latch

### **General Description**

9308

The 9308 is a dual 4-bit D-type latch designed for general purpose storage applications in digital systems. Each latch contains both an active LOW Master Reset input an active LOW Enable inputs. The 74116 is a pin for pin equivalent of the 9308.



Pin Names	Description
D <sub>0a</sub> -D <sub>3a</sub> } D <sub>0b</sub> -D <sub>3b</sub> } E <sub>0a</sub> , E <sub>1a</sub> , E <sub>0b</sub> , E <sub>1b</sub>	Parallel Latch Inputs AND Enable Inputs (Active LOW)
MR <sub>a</sub> , MR <sub>b</sub>	Master Reset Inputs (Active LOW)
$\overline{\mathbf{Q}}_{\mathbf{0a}} - \overline{\mathbf{Q}}_{\mathbf{3a}}$ $\overline{\mathbf{Q}}_{\mathbf{0b}} - \overline{\mathbf{Q}}_{\mathbf{3b}}$	Parallel Latch Outputs

#### Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
MIL	-55°C to +125°C
COM	0°C to + 70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

#### **Recommended Operating Conditions**

Symbol	Parameter	Military			Commercial			Units
		Min	Nom	Max	Min	Nom	Max	
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input Voltage	2			2			v
VIL	Low Level Input Voltage			0.8			0.8	v
ЮН	High Level Output Current			-0.8			-0.8	mA
IOL	Low Level Output Current			16			16	mA
T <sub>A</sub>	Free Air Operating Temperature	-55		125	0		70	°C
t <sub>s</sub> (H)	Setup Time HIGH, $D_n$ to $\overline{E}_n$	6			10			ns
t <sub>h</sub> (H)	Hold Time HIGH, D <sub>n</sub> to $\overline{E}_n$	4			-2.0			ns
t <sub>s</sub> (L)	Setup Time LOW, $D_n$ to $\overline{E}_n$	10			12			ns
t <sub>h</sub> (L)	Hold Time LOW, $D_n$ to $\overline{E}_n$	4			8			ns
t <sub>w</sub> (L)	En Pulse Width LOW	18			18			ns
t <sub>w</sub> (L)	MR Pulse Width LOW	18			18			ns
t <sub>rec</sub>	Recovery Time, $\overline{MR}$ to $\overline{E}_n$	10			8			ns

#### Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min$ , $I_I = -18 \text{ mA}$				-1.5	V
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$		2.4			v
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.4	v
կ	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
Iн	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$				40	μΑ
Ι <sub>Ι</sub> Γ	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-1.6	mA
los Short Circuit Output Current	V <sub>CC</sub> = Max	MIL	-20		70	mA	
	Output Current	(Note 2)	СОМ	-20		-57	
lcc	Supply Current	V <sub>CC</sub> = Max (Note 3)				100	mA

Note 1: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I<sub>CC</sub> is measured with all outputs open and all inputs grounded.

#### **Functional Description**

Data can be entered into the latch when both of the enable inputs are LOW. As long as this logic condition exists, the output of the latch will follow the input. If either of the enable inputs goes HIGH, the data present in the latch at that time is held in the latch and is no longer affected by data input. The master reset overrides all other input conditions and forces the outputs of all the latches LOW when a LOW signal is applied to the Master Reset input.

#### **Truth Table**

MR	Ē0	Ē1	D	Qn	Operation
н	L	L	L	L	Data Entry
н	L	L	н	н	Data Entry
н	L	н	х	Qn-1	Hold
н	н	L	x	Qn-1	Hold
н	н	н	X	Qn-1	Hold
L	x	х	X	L	Reset

 $Q_{n-1}$  = Previous Output State  $Q_n$  = Present Output State

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

