

	olute Maximum Ra tary/Aerospace specified			ecommended Operating onditions			T-52-	
contac	t the National Semicon	ductor Sales Off	ice/	nantions	Min	Max	ι	Jn
	outors for availability and s Voltage	pecifications.	7\/	oly Voltage (V _{CC})				
Input V	-			P7304B	4.5	5.5 5.25		
•	Voltage		E EV	28304B	4.75	5.25		`
-	e Temperature	-65°C to +15	1011	Temperature (T _A) DP7304B	55 0	125 70	°(°(
	um Power Dissipation* at 25°			98304B				
	ty Package Jed Package	1667 mW 1832 mW						
	emperature (soldering, 4 sec.		50°C					
*Derate	cavity package 11.1 mW/°C above	•	ckage					
DCI	Electrical Charact	eristics (Notes	2 and 3)					
Symbol	Parameter	Conditions			Min	Тур	Max	ι
A PORT	(A0-A7)							r
VIH	Logical "1" Input Voltage	$CD = V_{IL}, T/\overline{R} =$			2.0			
VIL	Logical "0" Input Voltage	$CD = V_{IL}, T/\overline{R} = 2.0V$		DP8304B			0.8	L
				DP7304B			0.7	
V _{OH}	Logical "1" Output Voltage $CD = V_{IL}, T/\overline{R} = V_{IL}$			$I_{OH} = -0.4 \text{ mA}$	V _{CC} -1.15	V _{CC} -0.7		L
			I _{OH} = −3 mA		2.7	3.95		
VOL	Logical "0" Output Voltage	$CD = T/\overline{R} = V_{IL} \frac{I_{OL} = 16 \text{ mA } (8)}{I_{OL} = 8 \text{ mA } (bo)}$		304B)		0.35	0.5	L
				th)		0.3	0.4	L
los	Output Short Circuit Current	$\begin{split} \text{CD} &= \text{V}_{\text{IL}}, \text{T}/\overline{\text{R}} = \text{V}_{\text{IL}}, \text{V}_{\text{O}} = \text{0V}, \\ \text{V}_{\text{CC}} &= \text{Max} \left(\text{Note 4}\right) \end{split}$			- 10	-38	-75	
1 _{IH}	Logical "1" Input Current	$CD = V_{IL}, T/\overline{R} = 2.0V, V_{IH} = 2.7V$				0.1	80	
lj .	Input Current at Maximum Input Voltage	$\mathrm{CD}=2.0\mathrm{V}, \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IH}}=5.25\mathrm{V}$					1	
կլ	Logical "0" Input Current	$CD = V_{IL}, T/\overline{R} = 2.0V, V_{IN} = 0.4V$				-70	-200	
VCLAMP	Input Clamp Voltage	$CD = 2.0V, I_{IN} = -12 \text{ mA}$				-0.7	1.5	
IOD	Output/Input	CD = 2.0V		$V_{IN} = 0.4V$			-200	
	TRI-STATE Current		V _{IN} =				80	
B PORT	(B0-B7)							_
VIH	Logical "1" Input Voltage	$CD = V_{IL}, T/\overline{R} = V_{IL}$			2.0			
VIL	Logical "0" Input Voltage	$CD = V_{IL}, T/\overline{R} =$	$D = V_{IL}, T/\overline{R} = V_{IL}$				0.8	
				DP7304B			0.7	
VOH	Logical "1" Output Voltage	$CD = V_{IL}, T/\overline{R} =$	2.0V	I _{OH} == -0.4 mA	V _{CC} -1.15	V _{CC} -0.8		
					2.7	3.9		
				$I_{OH} = -10 \text{ mA}$	2.4	3.6		
V _{OL}	Logical "0" Output Voltage	$CD = V_{IL}, T/\overline{R} = 2.0V$		I _{OL} = 20 mA		0.3	0.4	T
				l _{OL} = 48 mA		0.4	0.5	T
los	Output Short Circuit	$CD = V_{IL}, T/\overline{R} = V_{CC} = Max (Note)$			-25	-50	- 150	

.

- -- -

_

2-12

DC E	ectrical Character	istics (No	tes 2 and 3) (Continue	ed)		T-5	2-31	L	
Symbol	Parameter	Conditions			Min	Ту	p	Max	Units
B PORT (B0-B7) (Continued)								
Iн	Logical "1" Input Current	$CD = V_{IL}, T/\overline{R} = V_{IL}, V_{IH} = 2.7V$				0.1		80	μA
ų	Input Current at Maximum Input Voltage	$CD = 2.0V, V_{CC} = Max, V_{IH} = 5.25V$						1	mA
կլ	Logical "0" Input Current	$CD = V_{IL}, T/\overline{R} = V_{IL}, V_{IN} = 0.4V$				-7	0	-200	μA
VCLAMP	Input Clamp Voltage	$CD = 2.0V, I_{IN} = -12 \text{ mA}$				-0	.7	-1.5	٧
lop	Output/input	$CD = 2.0V \qquad \qquad V_{IN} = 0.4V$,			-200	μA
	TRI-STATE Current			$V_{IN} = 4.0V$				+ 200	μA
CONTRO	L INPUTS CD, T/R								
VIH	Logical "1" input Voltage			2.0	<u> </u>			V	
VIL	Logical "0" Input Voltage			DP8304B				0.8	V .
				DP7304B				0.7	V
lin .	Logical "1" Input Current	V _{IH} = 2.7V			0.8	5	20	μΑ	
l <u>i</u>	Maximum Input Current	$V_{CC} = Max, V_{IH} = 5.25V$				<u> </u>		1.0	mA
կլ	Logical "0" Input Current	$V_{IL} = 0.4V$,	T/R		-0		-0.25	mA
				CD			25	-0.5	mA
VCLAMP	Input Clamp Voltage	$I_{IN} = -12$	mA			-0	.8	- 1.5	V
						70 10			
lcc	Power Supply Current		$V_{\rm IN} = 0.4V, V_{\rm CC} =$ = 0.4V, T/ $\overline{\rm R}$ = 2V,			70 90		100 140	mA mA
AC El Symbol	ectrical Character	istics v _{cc}		ditions		Min	Tun	Max	Units
			Con			MIN	Тур	Max	Units
tPDHLA	PATA/MODE SPECIFICATIONS Propagation Delay to a Logical "0" from B Port to A Port		$CD = 0.4V, T/\overline{R} = 0.4V$ (Figure A) R1 = 1k, R2 = 5k, C1 = 30 pF				14	18	ns
^t PDLHA	Propagation Delay to a Logic B Port to A Port	al "1" from	$CD = 0.4V, T/\overline{R} = 0.4V$ (Figure A) R1 = 1k, R2 = 5k, C1 = 30 pF				13	18	ns
^t plza	Propagation Delay from a Log TRI-STATE from CD to A Por	ation Delay from a Logical "0" to ATE from CD to A Port		B0 to B7 = 0.4V, T/ \overline{R} = 0.4V (<i>Figure C</i>) S3 = 1, R5 = 1k, C4 = 15 pF			11	15	ns
t _{PHZA}	Propagation Delay from a Log TRI-STATE from CD to A Por	-	B0 to B7 = 2.4V, T/\overline{R} = 0.4V (Figure S3 = 0, R5 = 1k, CR = 15 pF				8	15	ns
[†] PZLA	Propagation Delay from TRI- a Logical "0" from CD to A P		B0 to B7 = 0.4V, T/ \overline{R} = 0.4V (<i>Figure</i> S3 = 1, R5 = 1k, C4 = 30 pF		Ire C)		27	35	ns
^t PZHA	Propagation Delay from TRI- a Logical "1" from CD to A P	ort	B0 to B7 = $2.4V$, T/ \overline{R} = $0.4V$ (Figure C) S3 = 0, R5 = 5k, C4 = 30 pF		ire C)		19	25	ns
B PORT D	ATA/MODE SPECIFICATION	S							T
¢ρDHLB	Propagation Delay to a Logical "0" from A Port to B Port		CD = $0.4V$, T/ \overline{R} = 2.4V (<i>Figure A</i>) R1 = 100Ω , R2 = 1k, C1 = 300 pF R1 = 667Ω , R2 = 5k, C1 = 45 pF		рF		18 11	23 18	ns ns
ФОLНВ	Propagation Delay to a Logical "1" from A Port to B Port		$CD = 0.4V, T/\overline{R} =$ R1 = 100 Ω , R2 R1 = 667 Ω , R2	2.4V <i>(Figure A)</i> = 1k, C1 = 300	pF		16	23	ns
				- 64 /14 - 46 -	I		11	18	ns

2

2-13

· · ·

AC E	lectrical Characteristics v _{cc}	= 5V, T _A = 25°C (Continued)	T-5	52-31		
Symbol	Parameter	Conditions	Min	Тур	Max	Units
B PORT [DATA/MODE SPECIFICATIONS (Continued)					
tpLZB	Propagation Delay from a Logical "0" to TRI-STATE from CD to B Port	A0 to A7 = 0.4V, T/\overline{R} = 2.4V (Figure C) S3 = 1, R5 = 1k, C4 = 15 pF		13	18	ns
t _{PHZB}	Propagation Delay from a Logical "1" to TRI-STATE from CD to B Port	A0 to A7 = 2.4V, T/ \overline{R} = 2.4V (Figure C) S3 = 0, R5 = 1k, C4 = 15 pF		8	15	ns
[†] PZLB	Propagation Delay from TRI-STATE to a Logical "0" from CD to B Port	A0 to A7 = 0.4V, T/\overline{R} = 2.4V (Figure C) S3 = 1, R5 = 100 Ω , C4 = 300 pF S3 = 1, R5 = 667 Ω , C4 = 45 pF		32 16	40 22	ns ns
^t PZHB	Propagation Delay from TRI-STATE to a Logical "1" from CD to B Port	A0 to A7 = 2.4V, T/\overline{R} = 2.4V (<i>Figure C</i>) S3 = 0, R5 = 1k, C4 = 300 pF S3 = 0, R5 = 5k, C4 = 45 pF		26 14	35 22	ns ns
TRANSM	IT/RECEIVE MODE SPECIFICATIONS					
t _{TRL}	Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to A Port	$\begin{array}{l} \text{CD} = 0.4 \text{V} \mbox{ (Figure B)} \\ \text{S1} = 0, \text{R4} = 100 \Omega, \text{C3} = 5 \text{ pF} \\ \text{S2} = 1, \text{R3} = 1 \text{k}, \text{C2} = 30 \text{ pF} \end{array}$		30	40	ns
t _{TRH}	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to A Port	$\begin{array}{l} \text{CD} = 0.4\text{V}, (\textit{Figure B}) \\ \text{S1} = 1, \text{R4} = 100\Omega, \text{C3} = 5 \text{ pF} \\ \text{S2} = 0, \text{R3} = 5\text{k}, \text{C2} = 30 \text{ pF} \end{array}$		28	40	ns
^t RTH	Propagation Delay from Receive Mode to Transmit a Logical "1", T/R to B Port	CD = 0.4V (<i>Figure B</i>) S1 = 0, R4 = 1k, C3 = 300 pF S2 = 1, R3 = 300Ω, C2 = 5 pF		28	40	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation. Note 2: Unless otherwise specified, min/max limits apply across the supply and temperature range listed in the table of Recontypical values given are for $V_{CC} = 5V$ and $T_A = 25^{\circ}C$. ded Operating Conditions, All

Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified. Note 4: Only one output at a time should be shorted.

Switching Time Waveforms and AC Test Circuits



2-14

