

## DS1776QML PI-Bus Transceiver

Check for Samples: [DS1776QML](#)

### FEATURES

- Similar to BTL
- Low power  $I_{CCL} = 41 \text{ mA max}$
- B output controlled ramp rate
- B input noise immunity, typically 4 ns
- Pin and function compatible with Signetics 54F776

### DESCRIPTION

The DS1776 is an octal PI-bus Transceiver. The A to B path is latched. B outputs are open collector with series Schottky diode, ensuring minimum B output loading. B outputs also have ramped rise and fall times (2.5 ns typical), ensuring minimum PI-bus ringing. B inputs have glitch rejection circuitry, 4 ns typical.

Designed using National's Bi-CMOS process for both low operating and disabled power. AC performance is optimized for the PI-Bus inter-operability requirements.

The DS1776 is an octal latched transceiver and is intended to provide the electrical interface to a high performance wired-or bus. This bus has a loaded characteristic impedance range of  $20\Omega$  to  $50\Omega$  and is terminated on each end with a  $30\Omega$  to  $40\Omega$  resistor.

The DS1776 is an octal bidirectional transceiver with open collector B and TRI-STATE® A port output drivers. A latch function is provided for the A port signals. The B port output driver is designed to sink 100 mA from 2V and features a controlled linear ramp to minimize crosstalk and ringing on the bus.

A separate high level control voltage ( $V_X$ ) is provided to prevent the A side output high level from exceeding future high density processor supply voltage levels. For 5V systems,  $V_X$  is tied to  $V_{CC}$ .

### Connection Diagram




Figure 1. Hermetic Leadless Chip Carrier


**PRODUCT PREVIEW**


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TRI-STATE is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## Logic Symbol



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## Absolute Maximum Ratings <sup>(1)</sup>

|  |  |
|--|--|
| Supply Voltage ( $V_{CC}$ )                                      | -0.5V to +7.0V                                       |
| $V_X$ , $V_{OH}$ Output Level Control Voltage (A Outputs)        | -0.5V to +7.0V                                       |
| $\overline{OEBn}$ , OEA, $\overline{LE}$ Input Voltage ( $V_I$ ) | -0.5V to +7.0V                                       |
| A0–A7, B0–B7 Input Voltage ( $V_I$ )                             | -0.5V to +5.5V                                       |
| Input Current ( $I_I$ )  | -40 mA to +5 mA                                      |
| Voltage Applied to Output in High Output State ( $V_O$ )         | -0.5V to $+V_{CC}$                                   |
| A0–A7 Current Applied to Output in Low Output State ( $I_O$ )    | 40 mA  |
| B0–B7 Current Applied to Output in Low Output State ( $I_O$ )    | 200 mA   |
| Storage Temperature Range ( $T_{Stg}$ )                          | $-65^\circ\text{C} \leq T_A \leq +150^\circ\text{C}$ |
| Thermal Resistance   |  |
| $\theta_{JA}$  | +67.5°C  |
| $\theta_{JC}$  | See MIL-STD-1835                                     |
| Lead Temperature (Soldering 10 Sec.)                             | 260°C  |
| Power Dissipation <sup>(2)</sup>                                 | 740mW  |
| ESD Tolerance:<br>$C_{Zap} = 120$ pF, $R_{Zap} = 1500\Omega$     | 500 V  |

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{Jmax}$  (maximum junction temperature),  $\theta_{JA}$  (package junction to ambient thermal resistance), and  $T_A$  (ambient temperature). The maximum allowable power dissipation at any temperature is  $P_{Dmax} = (T_{Jmax} - T_A)/\theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower.

## Recommend Operating Conditions

|                                 | Min | Max  | Units |
|---------------------------------|-----|------|-------|
| Supply Voltage ( $V_{CC}$ )     | 4.5 | 5.5  | V     |
| Operating Temp. Range ( $T_A$ ) | -55 | +125 | °C    |

## Quality Conformance Inspection

Table 1. Mil-Std-883, Method 5005 - Group A

| Subgroup | Description      | Temp (°C) |
|----------|------------------|-----------|
| 1        | Static tests at  | +25       |
| 2        | Static tests at  | +125      |
| 3        | Static tests at  | -55       |
| 4        | Dynamic tests at | +25       |

**Table 1. Mil-Std-883, Method 5005 - Group A**
**(continued)**

|    |                     |      |
|----|---------------------|------|
| 5  | Dynamic tests at    | +125 |
| 6  | Dynamic tests at    | -55  |
| 7  | Functional tests at | +25  |
| 8A | Functional tests at | +125 |
| 8B | Functional tests at | -55  |
| 9  | Switching tests at  | +25  |
| 10 | Switching tests at  | +125 |
| 11 | Switching tests at  | -55  |
| 12 | Settling time at    | +25  |
| 13 | Settling time at    | +125 |
| 14 | Settling time at    | -55  |

**PRODUCT PREVIEW**

## PI Bus Transceiver DS1776 DC Parameters

The following conditions apply, unless otherwise specified.  $V_{CC} = 5.5V$

| Symbol             | Parameter  | Conditions   | Notes | Min  | Max   | Units   | Sub-groups |
|--------------------|--|--|-------|------|-------|---------|------------|
| $V_{IL2}$          | Low Level In Voltage Bn  | $V_{CC} = 4.5$   | (1)   |      | 1.45  | V       | 1, 2, 3    |
| $V_{IL1}$          | All Other Inputs   | $V_{CC} = 4.5$   |       |      | .8    | V       | 1, 2, 3    |
| $V_{IH1}$          | Hi Level Input Voltage $\overline{OEBn}$ , OEA, An, LE                           |  | (1)   | 2.0  |       | V       | 1, 2, 3    |
| $V_{IH2}$          | High Level In Voltage B0-B7  |  |       | 1.6  |       | V       | 1, 2, 3    |
| $I_{OH1}$          | High Level Output Current An   | $V_{CC} = 4.5$ , $V_{IN} = V_{IH}$ or $V_{IL}$ ,<br>$V_{OH} = 2.5V$  | (2)   |      | -3.0  | mA      | 1, 2, 3    |
| $I_{OH2}$          | High Level Output Current Bn   | $V_{CC} = 5.5$ , $V_{IL} = 0.8V$ ,<br>$V_{IH} = 2.0V$ , $V_{OH} = 2.1V$  |       |      | 100   | $\mu A$ | 1, 2, 3    |
| $I_{OL1}$          | Low Level Output Current An  | $V_{CC} = 4.5$ , $V_{IN} = V_{IH}$ or $V_{IL}$ ,<br>$V_{OL} = 0.5V$  | (3)   |      | 20    | mA      | 1, 2, 3    |
| $I_{OL2}$          | Low Level Output Current Bn  | $V_{CC} = 4.5$ , $V_{IN} = V_{IH}$ or $V_{IL}$ ,<br>$V_{OL} = 1.15V$   |       |      | 100   | mA      | 1, 2, 3    |
| $V_{OH}$           | High Level Output Voltage An   | $V_{CC} = 4.5$ , $V_{IN} = V_{IL}$ or $V_{IH}$ ,<br>$I_{OH} = -3$ mA, $V_X = 4.5V$                                   |       | 2.5  | 4.5   | V       | 1, 2, 3    |
|                    |  | $V_{CC} = 4.5$ , $V_{IN} = V_{IL}$ or $V_{IH}$ ,<br>$I_{OH} = -0.4$ mA,<br>$V_X = 3.13$ to $3.47V$                   |       | 2.5  | $V_X$ | V       | 1, 2, 3    |
| $V_{OL}$           | Low Level Output Voltage An  | $V_{CC} = 4.5$ , $V_{IL} = \text{Max}$ ,<br>$V_{IH} = \text{Min}$ , $I_{OL} = 20$ mA,<br>$V_X = V_{CC}$              |       |      | 0.5   | V       | 1, 2, 3    |
| $V_{OLB}$          | Low Level Output Voltage Bn  | $V_{CC} = 4.5$ , $V_{IL} = \text{Max}$ ,<br>$V_{IH} = \text{Min}$ , $I_{OL} = 100$ mA                                |       |      | 1.15  | V       | 1, 2, 3    |
|                    |  | $V_{CC} = 4.5$ , $V_{IL} = \text{Max}$ ,<br>$V_{IH} = \text{Min}$ , $I_{OL} = 4$ mA                                  |       | 0.4  |       | V       | 1, 2, 3    |
| $V_{IK}$           | Input Clamp Voltage An   | $V_{CC} = 4.5$ , $I_I = -40$ mA  |       |      | -0.5  | V       | 1, 2, 3    |
| $V_{IK}$           | Input Clamp Voltage Other Inputs   | $V_{CC} = 4.5$ , $I_I = -18$ mA  |       |      | -1.2  | V       | 1, 2, 3    |
| $I_{IH1}$          | Input Current Max Input Voltage $\overline{OEBn}$ , OEA, LE                      | $V_{CC} = 5.5$ , $V_I = 7.0V$  |       |      | 100   | $\mu A$ | 1, 2, 3    |
| $I_{IH2}$          | Input Current Max Input Voltage An, Bn   | $V_{CC} = 5.5$ , $V_I = 5.5V$  |       |      | 1.0   | mA      | 1, 2, 3    |
| $I_{IH3}$          | High Level Input Current $\overline{OEBn}$ , OEA, LE                             | $V_{CC} = 5.5$ , $V_I = 2.7V$  |       |      | 20    | $\mu A$ | 1, 2, 3    |
| $I_{IH4}$          | High Level Input Current Bn  | $V_{CC} = 5.5$ , $V_I = 2.1V$  |       |      | 100   | $\mu A$ | 1, 2, 3    |
| $I_{IL1}$          | Low Level Input Current $\overline{OEBn}$ , OEA, Except $\overline{OEBn}$ or OEA | $V_{CC} = 5.5$ , $V_I = 0.5V$  |       |      | -20   | $\mu A$ | 1, 2, 3    |
| $I_{IL2}$          | Low Level Input Current LE   | $V_{CC} = 5.5$ , $V_I = 0.5V$  |       |      | -20   | $\mu A$ | 1          |
|                    |  |  |       |      | -40   | $\mu A$ | 2, 3       |
| $I_{IL3}$          | Low Level Input Current Bn   | $V_{CC} = 5.5$ , $V_I = 0.3V$  |       |      | -100  | $\mu A$ | 1, 2, 3    |
| $I_{OZH} + I_{IH}$ | TRI-STATE Output Current, High Level Voltage Applied An                          | $V_{CC} = 5.5$ , $V_O = 2.7V$  |       |      | 70    | $\mu A$ | 1, 2, 3    |
| $I_{OZL} + I_{IL}$ | TRI-STATE Output Current, Low Level Voltage Applied An                           | $V_{CC} = 5.5$ , $V_O = 0.5V$  |       |      | -70   | $\mu A$ | 1, 2, 3    |
| $I_X$              | High Level Control Current   | $V_{CC} = 5.5$ , $V_X = 5.5V$ ,<br>LE = OEA = $\overline{OEBn} = 2.7V$ ,<br>A0-A7 = 2.7, B0-B7 = 2V                  |       | -100 | 100   | $\mu A$ | 1, 2, 3    |
|                    |  | $V_{CC} = 5.5$ , B0-B7 = 2V<br>$V_X = 3.13V$ and $3.47V$ ,<br>LE = OEA = 2.7V,<br>$\overline{OEBn} = A0-A7 = 2.7V$ , |       | -10  | 10    | mA      | 1, 2, 3    |

(1) Tested Go-No-Go

(2) Same as  $V_{OH}$  test.

(3) Same as  $V_{OL}$  test.

**PI Bus Transceiver DS1776 DC Parameters (continued)**

 The following conditions apply, unless otherwise specified.  $V_{CC} = 5.5V$ 

| Symbol    | Parameter                               | Conditions   | Notes | Min | Max  | Units   | Sub-groups |
|-----------|---|--|-------|-----|------|---------|------------|
| $I_{OS}$  | Short Circuit Output Current A0-A7 only | $V_{CC} = 5.5, B_n = 1.9V,$<br>$OEA = 2.0V, OEB_n = 2.7V,$<br>$V_O = 0V$ | (4)   | -60 | -150 | mA      | 1, 2, 3    |
| $I_{CCH}$ | Supply Current (Total) $I_{CCH}$        | $V_{CC} = 5.5, V_{IN} (A_n) = 5.0V$                                      |       |     | 37   | mA      | 1, 2       |
|           |   |  |       |     | 41   | mA      | 3          |
| $I_{CCL}$ | Supply Current (Total) $I_{CCL}$        | $V_{CC} = 5.5, V_{IN} (A_n) = 0.5V$                                      |       |     | 38   | mA      | 1, 3       |
|           |   |  |       |     | 34   | mA      | 2          |
| $I_{CCZ}$ | Supply Current (Total) $I_{CCZ}$        | $V_{CC} = 5.5, V_{IN} (A_n) = 0.5V$                                      |       |     | 35   | mA      | 1, 2, 3    |
| $I_{Off}$ | Power Off Output Current B0-B7          | $V_{CC} = 0, B_n = 2.1V, V_{IL} = Max,$<br>$V_{IH} = Min$                |       |     | 100  | $\mu A$ | 1, 2, 3    |

- (4) Not more than one output should be shorted at a time. For testing  $I_{OS}$ , the use of high speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter test,  $I_{OS}$  tests should be performed last.

**PI Bus Transceiver DS1776 AC Parameters: B to A Path**

The following conditions apply, unless otherwise specified.  $V_{CC} = 5V \pm 10\%$ ,  $C_L = 50pF$ ,  $R_L = 500\Omega$

| Symbol    | Parameter                | Conditions    | Notes | Min | Max | Units | Sub-groups |
|-----------|--------------------------|---------------|-------|-----|-----|-------|------------|
| $t_{PLH}$ | Propagation Delay B to A | Waveform 1, 2 |       | 4.5 | 17  | ns    | 9, 10, 11  |
| $t_{PHL}$ | Propagation Delay B to A | Waveform 1, 2 |       | 6.0 | 17  | ns    | 9, 10, 11  |
| $t_{PZH}$ | Output Enable OEA To A   | Waveform 3, 4 |       | 4.0 | 17  | ns    | 9, 10, 11  |
| $t_{PZL}$ | Output Enable OEA To A   | Waveform 3, 4 |       | 4.0 | 21  | ns    | 9, 10, 11  |
| $t_{PHZ}$ | Output Disable OEA to A  | Waveform 3, 4 |       | 2.0 | 12  | ns    | 9, 10, 11  |
| $t_{PLZ}$ | Output Disable OEA to A  | Waveform 3, 4 |       | 2.0 | 13  | ns    | 9, 10, 11  |

**PI Bus Transceiver DS1776 AC Parameters: A to B Path**

 The following conditions apply, unless otherwise specified.  $V_{CC} = 5V \pm 10\%$ ,  $C_L = 30pF$ ,  $R_L = 9\Omega$ 

| Symbol    | Parameter                                    | Conditions    | Notes | Min | Max | Units | Sub-groups |
|-----------|--|---------------|-------|-----|-----|-------|------------|
| $t_{PLH}$ | Propagation Delay A to B                     | Waveform 1, 2 |       | 2.0 | 13  | ns    | 9, 11      |
|           |  |               |       | 2.0 | 17  | ns    | 10         |
| $t_{PHL}$ | Propagation Delay A to B                     | Waveform 1, 2 |       | 2.5 | 13  | ns    | 9, 10, 11  |
| $t_{PLH}$ | Propagation Delay $\overline{LE}$ to B       | Waveform 1, 2 |       | 2.0 | 16  | ns    | 9, 11      |
|           |  |               |       | 2.0 | 22  | ns    | 10         |
| $t_{PHL}$ | Propagation Delay $\overline{LE}$ to B       | Waveform 1, 2 |       | 2.0 | 16  | ns    | 9, 10, 11  |
| $t_{PLH}$ | Enable / Disable Time $\overline{OEBn}$ to B | Waveform 1, 2 |       | 2.0 | 13  | ns    | 9, 11      |
|           |  |               |       | 2.0 | 16  | ns    | 10         |
| $t_{PHL}$ | Enable / Disable Time $\overline{OEBn}$ to B | Waveform 1, 2 |       | 3.5 | 14  | ns    | 9          |
|           |  |               |       | 3.5 | 13  | ns    | 10         |
|           |  |               |       | 3.5 | 16  | ns    | 11         |

## PI Bus Transceiver DS1776 AC Parameters: Setup / Hold / Pulse Width Specifications


The following conditions apply, unless otherwise specified.  $V_{CC} = 5V \pm 10\%$

| Symbol | Parameter                       | Conditions | Notes | Min | Max | Units | Sub-groups |
|--------|---------------------------------|------------|-------|-----|-----|-------|------------|
| $t_S$  | A to $\overline{LE}$ Setup      | Waveform 5 |       | 7.0 |     | ns    | 9, 10, 11  |
| $t_H$  | A to $\overline{LE}$ Hold       | Waveform 5 |       | 0.0 |     | ns    | 9, 10, 11  |
| $t_W$  | $\overline{LE}$ Pulse Width Low | Waveform 5 |       | 12  |     | ns    | 9, 10, 11  |

## Descriptions

**Table 2. Pin Descriptions**

| Symbol             | Pins | Type | Name and Function   |
|--------------------|------|------|---|
| A0                 | 3    | I/O  |   |
| A1                 | 5    | I/O  |   |
| A2                 | 6    | I/O  |   |
| A3                 | 7    | I/O  | TTL Level, latched input/TRI-STATE output (with $V_X$ control option)                                 |
| A4                 | 9    | I/O  |   |
| A5                 | 10   | I/O  |   |
| A6                 | 12   | I/O  |   |
| A7                 | 13   | I/O  |   |
| B0                 | 27   | I/O  | Data input with special threshold circuitry to reject noise/Open Collector output, High current drive |
| B1                 | 26   | I/O  |   |
| B2                 | 24   | I/O  |   |
| B3                 | 23   | I/O  |   |
| B4                 | 21   | I/O  |   |
| B5                 | 20   | I/O  |   |
| B6                 | 19   | I/O  |   |
| B7                 | 17   | I/O  |   |
| $\overline{OEB} 0$ | 15   | I    | Enables the B outputs when both pins are low  |
| $\overline{OEB} 1$ | 16   | I    |   |
| OEA                | 2    | I    | Enables the A outputs when High   |
| $\overline{LE}$    | 28   | I    | Latched when High (a special delay feature is built in for proper enabling times)                     |
| $V_X$              | 14   | I    | Clamping voltage keeping $V_{OH}$ from rising above $V_X$ ( $V_X = V_{CC}$ for normal use)            |



V<sub>CC</sub> = Pin 1  
V<sub>X</sub> = Pin 14  
Gnd = Pins 4, 8, 11, 18, 22, 25

Figure 2. Functional Logic Diagram

PRODUCT PREVIEW

Table 3. Function Table

| Inputs |                   |                 |     |                    |                    | Latch            | Outputs |                    | Mode                           |
|--------|-------------------|-----------------|-----|--------------------|--------------------|------------------|---------|--------------------|--------------------------------|
| An     | Bn <sup>(1)</sup> | $\overline{LE}$ | OEA | $\overline{OEB} 0$ | $\overline{OEB} 1$ | State            | An      | Bn                 |                                |
| H      | X                 | L               | L   | L                  | L                  | H                | Z       | H                  | A TRI-STATE, Data from A to B  |
| L      | X                 | L               | L   | L                  | L                  | L                | Z       | L                  |                                |
| X      | X                 | H               | L   | L                  | L                  | Qn               | Z       | Qn                 | A TRI-STATE, Latched Data to B |
| —      | —                 | L               | H   | L                  | L                  | (2)              | (1)     | (1)                | Feedback: A to B, B to A       |
| —      | H                 | H               | H   | L                  | L                  | H <sup>(3)</sup> | H       | off <sup>(3)</sup> | Preconditioned Latch Enabling  |
| —      | L                 | H               | H   | L                  | L                  | H <sup>(3)</sup> | L       | off <sup>(3)</sup> | Data Transfer from B to A      |
| —      | —                 | H               | H   | L                  | L                  | Qn               | Qn      | Qn                 | Latch State to A and B         |
| H      | X                 | L               | L   | H                  | X                  | H                | Z       | off                |                                |
| L      | X                 | L               | L   | H                  | X                  | L                | Z       | off                | B off and A TRI-STATE          |
| X      | X                 | H               | L   | H                  | X                  | Qn               | Z       | off                |                                |
| —      | H                 | L               | H   | H                  | X                  | H                | H       | off                |                                |
| —      | L                 | L               | H   | H                  | X                  | L                | L       | off                |                                |
| —      | H                 | H               | H   | H                  | X                  | Qn               | H       | off                | B off, Data from B to A        |
| —      | L                 | H               | H   | H                  | X                  | Qn               | L       | off                |                                |
| H      | X                 | L               | L   | X                  | H                  | H                | Z       | off                |                                |
| L      | X                 | L               | L   | X                  | H                  | L                | Z       | off                | B off and A TRI-STATE          |
| X      | X                 | H               | L   | X                  | H                  | Qn               | Z       | off                |                                |
| —      | H                 | L               | H   | X                  | H                  | H                | H       | off                |                                |
| —      | L                 | L               | H   | X                  | H                  | L                | L       | off                | B off, Data from B to A        |
| —      | H                 | H               | H   | X                  | H                  | Qn               | H       | off                |                                |
| —      | L                 | H               | H   | X                  | H                  | Qn               | L       | off                |                                |

(1) Condition will cause a feedback loop path; A to B and B to A.

(2) Precaution should be taken to ensure that the B inputs do not float. If they do, they are equal to a Low state.

(3) The latch must be preconditioned such that B inputs may assume a High or Low level while  $\overline{OEB} 0$  and  $\overline{OEB} 1$ , are Low and  $\overline{LE}$  is high.

### CONTROLLER POWER SEQUENCING OPERATION

The DS1776 has a design feature which controls the output transitions during power up (or down). There are two possible conditions that occur.

- When  $\overline{LE} = \text{Low}$  and  $\overline{OEBn} = \text{Low}$ , the B outputs are disabled until the  $\overline{LE}$  circuit can take control. This feature ensures that the B outputs will follow the A inputs and allow only one transition during power up (or down).
- If  $\overline{LE} = \text{High}$  or  $\overline{OEBn} = \text{High}$ , then the B outputs still remain disabled during power up (or down).

### Switching Characteristics

#### AC WAVEFORMS




Figure 3. Waveform 1: Propagation Delay for Data to Output




Figure 4. Waveform 2: Propagation Delay for Data to Output




Figure 5. Waveform 3: TRI-STATE Output Enable Time to High Level and Output Disable Time from High Level





Figure 6. Waveform 4: TRI-STATE Output Enable Time to Low Level and Output Disable Time from Low Level



The shaded areas indicate when the input is permitted to change for predictable output performance.

Figure 7. Waveform 5: Data Setup and Hold Times and LE Pulse Widths

TEST CIRCUIT AND WAVEFORMS

Figure 8. Test Circuit for TRI-STATE Outputs on A Side





Table 4. Switch Position

| Test       | Switch |
|------------|--------|
| tPLZ, tPZL | Closed |
| All Other  | Open   |


Figure 9. Test Circuit for TRI-STATE Outputs on B Side



**DEFINITIONS**

- R<sub>L</sub> = Load resistor 500Ω
- C<sub>L</sub> = Load capacitance includes jig and probe capacitance
- R<sub>T</sub> = Termination resistance should be equal to Z<sub>O</sub> of pulse generators.
- R<sub>U</sub> = Pull up resistor

Figure 10. Input Pulse Definition



| Input Pulse Characteristics |           |       |           |                |                  |                  |
|-----------------------------|-----------|-------|-----------|----------------|------------------|------------------|
|                             | Amplitude | Low V | Rep. Rate | t <sub>w</sub> | t <sub>TLH</sub> | t <sub>THL</sub> |
| A Side                      | 3.0V      | 0.0V  | 1 MHz     | 500 ns         | 2 ns             | 2 ns             |
| B Side                      | 2.0V      | 1.0V  | 1 MHz     | 500 ns         | 2 ns             | 2 ns             |

Table 5. Revision History

| Released    | Revision | Section                       | Changes  |
|-------------|----------|-------------------------------|--|
| 30-Jul-2012 | A        | New Release, Corporate format | 1 MDS data sheet converted into one Corp. data sheet format. MNDS1776-X Rev 2A0. will be archived. |

PRODUCT PREVIEW

## PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2) | Lead/Ball Finish | MSL Peak Temp<br>(3) | Samples<br>(Requires Login) |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|------------------|----------------------|-----------------------------|
| 5962-9231701M3A  | ACTIVE        | LCCC         | FK              | 28   | 25          | TBD             | POST-PLATE       | Level-1-NA-UNLIM     |                             |
| DS1776E/883      | ACTIVE        | LCCC         | FK              | 28   | 25          | TBD             | POST-PLATE       | Level-1-NA-UNLIM     |                             |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



FK (S-CQCC-N\*\*)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



| NO. OF TERMINALS ** | A                |                  | B                |                  |
|---------------------|------------------|------------------|------------------|------------------|
|                     | MIN              | MAX              | MIN              | MAX              |
| 20                  | 0.342<br>(8,69)  | 0.358<br>(9,09)  | 0.307<br>(7,80)  | 0.358<br>(9,09)  |
| 28                  | 0.442<br>(11,23) | 0.458<br>(11,63) | 0.406<br>(10,31) | 0.458<br>(11,63) |
| 44                  | 0.640<br>(16,26) | 0.660<br>(16,76) | 0.495<br>(12,58) | 0.560<br>(14,22) |
| 52                  | 0.740<br>(18,78) | 0.761<br>(19,32) | 0.495<br>(12,58) | 0.560<br>(14,22) |
| 68                  | 0.938<br>(23,83) | 0.962<br>(24,43) | 0.850<br>(21,6)  | 0.858<br>(21,8)  |
| 84                  | 1.141<br>(28,99) | 1.165<br>(29,59) | 1.047<br>(26,6)  | 1.063<br>(27,0)  |



4040140/D 01/11

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package can be hermetically sealed with a metal lid.
  - Falls within JEDEC MS-004

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

|                              |  |
|------------------------------|--|
| Audio                        | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                               |
| Amplifiers                   | <a href="http://amplifier.ti.com">amplifier.ti.com</a>                               |
| Data Converters              | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>                       |
| DLP® Products                | <a href="http://www.dlp.com">www.dlp.com</a>   |
| DSP                          | <a href="http://dsp.ti.com">dsp.ti.com</a>   |
| Clocks and Timers            | <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>                             |
| Interface                    | <a href="http://interface.ti.com">interface.ti.com</a>                               |
| Logic                        | <a href="http://logic.ti.com">logic.ti.com</a>                                       |
| Power Mgmt                   | <a href="http://power.ti.com">power.ti.com</a>                                       |
| Microcontrollers             | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a>                   |
| RFID                         | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>                                 |
| OMAP Applications Processors | <a href="http://www.ti.com/omap">www.ti.com/omap</a>                                 |
| Wireless Connectivity        | <a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a> |

### Applications

|                               |  |
|-------------------------------|--|
| Automotive and Transportation | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>                         |
| Communications and Telecom    | <a href="http://www.ti.com/communications">www.ti.com/communications</a>                 |
| Computers and Peripherals     | <a href="http://www.ti.com/computers">www.ti.com/computers</a>                           |
| Consumer Electronics          | <a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>                   |
| Energy and Lighting           | <a href="http://www.ti.com/energy">www.ti.com/energy</a>                                 |
| Industrial                    | <a href="http://www.ti.com/industrial">www.ti.com/industrial</a>                         |
| Medical                       | <a href="http://www.ti.com/medical">www.ti.com/medical</a>                               |
| Security                      | <a href="http://www.ti.com/security">www.ti.com/security</a>                             |
| Space, Avionics and Defense   | <a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a> |
| Video and Imaging             | <a href="http://www.ti.com/video">www.ti.com/video</a>                                   |

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)