

DS2250(T) Soft Microcontroller Module

www.dalsemi.com

FEATURES

- 8-bit 8051-compatible microcontroller adapts to task-at-hand:
 - 8, 32, or 64 kbytes of nonvolatile RAM for program and/or data memory storage
 - Initial downloading of software in end system via on-chip serial port
 - Capable of modifying its own program and/or data memory in end use
- High-reliability operation:
 - Maintains all nonvolatile resources for 10 years in the absence of V_{CC}
 - Power-fail reset
 - Early warning power-fail interrupt
 - Watchdog timer
- Software Security Feature:
 - Executes encrypted software to prevent unauthorized disclosure
- On-chip, full-duplex serial I/O ports
- Two on-chip timer/event counters
- 32 parallel I/O lines
- Compatible with industry standard 8051 instruction set
- Permanently powered real time clock

DESCRIPTION

The DS2250(T) Soft Microcontroller Module is a fully 8051-compatible 8-bit CMOS microcontroller that offers "softness" in all aspects of its application. This is accomplished through the comprehensive use of nonvolatile technology to preserve all information in the absence of system V_{CC} . The internal program/data memory space is implemented using 8, 32, or 64 kbytes of nonvolatile CMOS SRAM. Furthermore, internal data registers and key configuration registers are also nonvolatile. An optional real time clock gives permanently powered timekeeping. The clock keeps time to a hundredth of a second using an on-board crystal. All nonvolatile memory and resources are maintained for over 10 years at room temperature in the absence of power.

PIN ASSIGNMENT



40-Pin SIMM

ORDERING INFORMATION

PART NUMBER	RAM SIZE	MAX CRYSTAL SPEED	TIMEKEEPING?
DS2250-8-16	8 kbytes	16 MHz	No
DS2250-32-16	32 kbytes	16 MHz	No
DS2250-64-16	64 kbytes	16 MHz	No
DS2250T-8-16	8 kbytes	16 MHz	Yes
DS2250T-32-16	32 kbytes	16 MHz	Yes
DS2250T-64-16	64 kbytes	16 MHz	Yes

Operating information is contained in the User's Guide section of the Secure Microcontroller Data Book. This data sheet provides ordering information, pinout, and electrical specifications.

DS2250(T) BLOCK DIAGRAM Figure 1



PIN DESCRIPTION					
PIN	DESCRIPTION				
1, 3, 5, 7, 9, 11, 13, 15	P1.0 - P1.7. General purpose I/O Port 1				
17	RST - Active high reset input. A logic 1 applied to this pin will activate a reset state. This pin is pulled down internally so this pin can be left unconnected if not used. An RC power-on reset circuit is not needed and is not recommended.				
19	P3.0 RXD. General purpose I/O port pin 3.0. Also serves as the receive signal for the on board UART. This pin should not be connected directly to a PC COM port.				
21	P3.1 TXD. General purpose I/O port pin 3.1. Also serves as the transmit signal for the on board UART. This pin should not be connected directly to a PC COM port.				
23	P3.2 INTO . General purpose I/O port pin 3.2. Also serves as the active low External Interrupt 0.				
25	P3.3 INT1. General purpose I/O port pin 3.3. Also serves as the active low External Interrupt 1.				
27	P3.4 T0. General purpose I/O port pin 3.4. Also serves as the Timer 0 input.				
29	P3.5 T1. General purpose I/O port pin 3.5. Also serves as the Timer 1 input.				
31	P3.6 $\overline{\mathbf{WR}}$. General purpose I/O port pin. Also serves as the write strobe for Expanded bus operation.				
33	P3.7 $\overline{\text{RD}}$. General purpose I/O port pin. Also serves as the read strobe for Expanded bus operation.				
35, 37	XTAL2, XTAL1. Used to connect an external crystal to the internal oscillator. XTAL1 is the input to an inverting amplifier and XTAL2 is the output.				
39	GND - Logic ground.				
26, 28, 30, 32, 34, 36, 38, 40	P2.7-P2.0. General purpose I/O Port 2. Also serves as the MSB of the Expanded Address bus.				
24	\overrightarrow{PSEN} - Program Store Enable. This active low signal is used to enable an external program memory when using the Expanded bus. It is normally an output and should be unconnected if not used. \overrightarrow{PSEN} also is used to invoke the Bootstrap Loader. At this time, \overrightarrow{PSEN} will be pulled down externally. This should only be done once the DS2250(T) is already in a reset state. The device that pulls down should be open-drain since it must not interfere with \overrightarrow{PSEN} under normal operation.				
22	ALE - Address Latch Enable. Used to de-multiplex the multiplexed Expanded Address/Data bus on Port 0. This pin is normally connected to the clock input on a '373 type transparent latch. When using a parallel programmer, this pin also assumes the PROG function for programming pulses.				
20	$\overline{\text{EA}}$ - External Access. This pin forces the DS2250(T) to behave like an 8031. No internal memory (or clock) will be available when this pin is at a logic low. Since this pin is pulled down internally, it should be connected to +5V to use NV RAM. In a parallel programmer, this pin also serves as V_{PP} for super voltage pulses.				
4, 6, 8, 10, 12, 14, 16, 18	P0.0-P0.7. General purpose I/O Port 0. This port is open-drain and can not drive a logic 1. It requires external pullups. Port 0 is also the multiplexed Expanded Address/Data bus. When used in this mode, it does not require pullups.				
2	V_{CC} + - 5 volts.				

INSTRUCTION SET

The DS2250(T) executes an instruction set which is object code-compatible with the industry standard 8051 microcontroller. As a result, software development packages which have been written for the 8051 are compatible with the DS2250(T), including cross-assemblers, high-level language compilers, and debugging tools. Note that the DS2250(T) is functionally identical to the DS5000(T) except for package and the 64k memory option.

A complete description for the DS2250(T) instruction set is available in the User's Guide section of the Secure Microcontroller Data Book.

MEMORY ORGANIZATION

Figure 2 illustrates the address spaces which are accessed by the DS2250(T). As illustrated in the figure, separate address spaces exist for program and data memory. Since the basic addressing capability of the machine is 16 bits, a maximum of 64 kbytes of program memory and 64 kbytes of data memory can be accessed by the DS2250(T) CPU. The 8- or 32-kbyte RAM area inside of the DS2250(T) can be used to contain both program and data memory. A second 32k RAM is available for data only.

The Real Time Clock (RTC) in the DS2250(T) is reached in the memory map by setting a SFR bit. The MCON.2 bit (ECE2) is used to select an alternate data memory map. While ECE2=1, all MOVXs will be routed to this alternate memory map. The real time clock is a serial device that resides in this area. A full description of the RTC access and example software is given in the User's Guide section of the Secure Microcontroller Data Book.

DS2250(T) MEMORY MAP Figure 2



PROGRAM LOADING

The Program Load Modes allow initialization of the NV RAM Program/Data Memory. This initialization may be performed in one of two ways:

- 1. Serial Program Loading which is capable of performing Bootstrap Loading of the DS2250(T). This feature allows the loading of the application program to be delayed until the DS2250(T) is installed in the end system.
- 2. Parallel Program Load cycles which perform the initial loading from parallel address/data information presented on the I/O port pins. This mode is timing set-compatible with the 87C51H microcontroller programming mode.

The DS2250(T) is placed in its Program Load configuration by simultaneously applying a logic 1 to the RST pin and forcing the $\overline{\text{PSEN}}$ line to a logic 0 level. Immediately following this action, the DS2250(T) will look for a parallel Program Load pulse, or a serial ASCII carriage return (0DH) character received at 9600, 2400, 1200, or 300 bps over the serial port.

The hardware configurations used to select these modes of operation are illustrated in Figure 3.

PROGRAM LOADING CONFIGURATIONS Figure 3



SERIAL BOOTSTRAP LOADER

The Serial Program Load Mode is the easiest, fastest, most reliable, and most complete method of initially loading application software into the DS2250(T) nonvolatile RAM. Communication can be performed over a standard asynchronous serial communications port. A typical application would use a simple RS232C serial interface to program the DS2250(T) as a final production procedure. The hardware configuration which is required for the Serial Program Load Mode is illustrated in Figure 3. Port pins 2.7 and 2.6 must be either open or pulled high to avoid placing the device in a parallel load cycle. Although an 11.0592 MHz crystal is shown in Figure 3, a variety of crystal frequencies and loader baud rates are supported, shown in Table 2. The serial loader is designed to operate across a 3-wire interface from a standard UART. The receive, transmit, and ground wires are all that are necessary to establish communication with the DS2250(T).

The Serial Bootstrap Loader implements an easy-to-use command line interface which allows an application program in an Intel hex representation to be loaded into and read back from the device. Intel hex is the typical format which existing 8051 cross-assemblers output. The serial loader responds to single character commands which are summarized below:

COMMAND	FUNCTION
С	Return CRC-16 checksum of embedded RAM
D	Dump Intel hex File
F	Fill embedded RAM block with constant
К	Load 40-bit encryption key
L	Load Intel hex file
R	Read MCON register
Т	Trace (Echo) incoming Intel hex data
U	Clear Security Lock
V	Verify Embedded RAM with incoming Intel hex
W	Write MCON register
Ζ	Set security lock
Р	Put a value to a port
G	Get a value from a port

Table 1 summarizes the selection of the available Parallel Program Load cycles. The timing associated with these cycles is illustrated in the electrical specs.

PARALLEL PROGRAM LOAD CYCLES Table 1

MODE	RST	PSEN	PROG	EA	P2.7	P2.6	P2.5
Program	1	0	0	V_{PP}	1	0	Х
Security Set	1	0	0	V_{PP}	1	1	Х
Verify	1	Х	Х	1	0	0	Х
Prog Expanded	1	0	0	V_{PP}	0	1	0
Verify Expanded	1	0	1	1	0	1	0
Prog MCON or Key registers	1	0	0	V_{PP}	0	1	1
Verify MCON registers	1	0	1	1	0	1	1

The Parallel Program cycle is used to load a byte of data into a register or memory location within the DS2250(T). The Verify cycle is used to read this byte back for comparison with the originally loaded value to verify proper loading. The Security Set cycle may be used to enable and the software security feature. One may also enter bytes for the MCON register or for the five encryption registers using the Program MCON cycle. When using this cycle, the absolute register address must be presented at Ports 1 and 2 as in the normal program cycle (Port 2 should be 00H). The MCON contents can likewise be verified using the Verify MCON cycle.

When the DS2250(T) first detects a Parallel Program Strobe pulse or a Security Set Strobe pulse while in the Program Load Mode following a power-on reset, the internal hardware of the device is initialized so that an existing 4-kbyte program can be programmed into a DS2250(T) with little or no modification. This initialization automatically sets the range address for 8 kbytes and maps the lowest 4-kbyte bank of embedded RAM as program memory. The next 4 kbytes of embedded RAM are mapped as data memory.

In order to program more than 4 kbytes of program code, the Program/Verify Expanded cycles can be used. Up to 32 kbytes of program code can be entered and verified. Note that the expanded 32 kbyte Program/Verify cycles take much longer than the normal 4 kbyte Program/Verify cycles.

A typical parallel loading session would follow this procedure. First, set the contents of the MCON register with the correct range and partition only if using expanded programming cycles. Next, the encryption registers can be loaded to enable encryption of the program/data memory (not required). Then, program the DS2250(T) using either normal or expanded program cycles and check the memory contents using Verify cycles. The last operation would be to turn on the security lock feature by either a Security Set cycle or by explicitly writing to the MCON register and setting MCON.0 to a 1.

CRYSTAL FREQ	BAUD RATE						
(MHz)	300	1200	2400	9600	19200	57600	
14.7456		Y	Y	Y	Y		
11.0592	Y	Y	Y	Y	Y	Y	
9.21600	Y	Y	Y	Y			
7.37280	Y	Y	Y	Y			
5.52960	Y	Y	Y	Y			
1.84320	Y	Y	Y	Y			

SERIAL LOADER BAUD RATES FOR DIFFERENT CRYSTAL FREQUENCIES Table 2

ADDITIONAL INFORMATION

A complete description for all operational aspects of the DS2250(T) is provided in the User's Guide section of the Secure Microcontroller Data Book.

DEVELOPMENT SUPPORT

Dallas Semiconductor offers a kit package for developing and testing user code. The DS5000TK Evaluation Kit allows the user to download Intel hex formatted code directly to the DS2250(T) from a PC-XT/AT or compatible computer. The kit consists of a DS5000T-32-12, an interface pod, demo software, and an RS232 connector that attaches to the COM1 or COM2 serial port of a PC. The kit can be used with a DS2250(T). A mechanical adapter, the DS9075-40V, allows a DS2250(T) to be used in the DS5000TK. See the Secure microcontroller User's Guide for further details.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature -0.3V to +7.0V 0°C to 70°C -40°C to +70°C 260°C for 10 seconds

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

DC CHARACTERISTICS				(t _A =0°C to70°C; V _{CC} =5V ± 5%)			
PARAMETER	MIN	TYP	MAX	UNITS	NOTES		
Input Low Voltage	V _{IL}	-0.3		+0.8	V	1	
Input High Voltage	V _{IH1}	2.0		V _{CC} +0.3	V	1	
Input High Voltage RST, XTAL1	V _{IH2}	3.5		V _{CC} +0.3	V	1	
Output Low Voltage @ I _{OL} =1.6 mA (Ports 1, 2, 3)	V _{OL1}		0.15	0.45	V		
Output Low Voltage @ I _{OL} =3.2 mA (Ports 0, ALE, PSEN)	V _{OL2}		0.15	0.45	V	1	
Output High Voltage @ I _{OH} =-80 μA (Ports 1, 2, 3)	V _{OH1}	2.4	4.8		V	1	
Output High Voltage @ I_{OH} =-400 µA (Ports 0, ALE, PSEN)	V _{OH2}	2.4	4.8		V	1	
Input Low Current $V_{IN} = 0.45V$ (Ports 1, 2, 3)	I _{IL}			-50	μΑ		
Transition Current; 1 to 0 $V_{IN}=2.0V$ (Ports 1, 2, 3)	I _{TL}			-500	μA		
Input Leakage Current $0.45 < V_{IN} < V_{CC}$ (Port 0)	IL			±10	μΑ		
RST, EA Pulldown Resistor	R _{RE}	40		125	kΩ		
Stop Mode Current	I _{SM}			80	μΑ	4	
Power Fail Warning Voltage	V _{PFW}	4.15	4.6	4.75	V	1	
Minimum Operating Voltage	V _{CCmin}	4.05	4.5	4.65	V	1	
Programming Supply Voltage (Parallel Program Mode)	V _{PP}	12.5		13	V	1	
Program Supply Current	I _{PP}		15	20	mA		
Operating Current DS2250-8k DS2250-32k @ 12 MHz DS2250(T)-64-16 @ 16 MHz	I _{CC}			43 48 54	mA	2	
Idle Mode Current @ 8 MHz	I _{CC}			6.2	mA	3	

AC CHARACTERISTICS: EXPANDED BUS MODE TIMING SPECIFICATIONS

#PARAMETERSYMBOLMINMAXUNITS1Oscillator Frequency $1/c_{LK}$ 1.016 (-16)MHz2ALE Pulse Width t_{ALPW} $2t_{CLK} - 40$ ns3Address Valid to ALE Low t_{AVANV} $t_{CLK} - 40$ ns4Address Valid to ALE LOW t_{AVANV} $t_{CLK} - 40$ ns5ALE Low to Valid Instr. In@ 12 MHz t_{ALLN} $t_{CLK} - 35$ ns6ALE Low to VBEN Low t_{ALLPSL} $t_{CLK} - 25$ ns7PSEN Pulse Width t_{PSPW} $3t_{CLK} - 35$ ns8PSEN Low to Valid Instr. In@ 12 MHz t_{PSIN} $3t_{CLK} - 30$ ns9Input Instr. Hold after PSEN Going High t_{PSIN} 0 nsns10Input Instr. Float after PSEN Going High t_{PSIN} 0 nsns11Address Valid to Valid Instr. In@ 12 MHz @ 16 MHz t_{VVI} $t_{CLK} - 8$ ns12Address Valid to Valid Instr. In@ 12 MHz @ 16 MHz t_{VIV} $t_{CLK} - 100$ ns13PSEN Low to Address Float t_{PSLAZ} 0nsns14 \overline{RD} Pulse Width $t_{RD}PW$ $6t_{CLK} - 100$ ns15 \overline{WR} Pulse Width t_{RDHZ} t_{AUVD} $t_{RL} - 150$ ns16 \overline{RD} Low to Valid Data In @ 16 MHz t_{RDDW} 0 nsns15 \overline{WR} Pulse Width t_{RDHZ} t_{AUVD} $t_{RDLA} 0$ <th></th> <th>MODE TIMING SPECIFICATIONS</th> <th></th> <th>(t_A=0°C to7</th> <th>″0°C; V_{CC}=5</th> <th>V ± 5%)</th>		MODE TIMING SPECIFICATIONS		(t _A =0°C to7	″0°C; V _{CC} =5	V ± 5%)
2ALE Pulse Width t_{ALPW} $2t_{CLK}$ -40ns3Address Valid to ALE Low t_{AVALL} t_{CLK} -40ns4Address Hold After ALE Low t_{AVAAV} t_{CLK} -35ns5ALE Low to Valid Instr. In@ 12 MHz @ 16 MHz t_{ALLV1} $4t_{CLK}$ -150 $4t_{CLK}$ -35ns6ALE Low to FSEN Low t_{ALLPL} t_{ALLV1} $4t_{CLK}$ -150 $4t_{CLK}$ -35ns7PSEN Pulse Width t_{BSLV1} t_{BSLV1} $3t_{CLK}$ -35ns8PSEN Low to Valid Instr. In@ 12 MHz @ 16 MHz t_{PSLV1} $3t_{CLK}$ -35ns9Input Instr. Hold after FSEN Going High t_{PSLV1} 0 ns10Input Instr. Float after FSEN Going High t_{PSLV} t_{CLK} -20ns11Address Hold after FSEN Going High t_{PSLV1} $5t_{CLK}$ -150 $5t_{CLK}$ -100ns13PSEN Low to Address Float t_{PSLX2} 0ns14RD Pulse Width t_{RDPW} $6t_{CLK}$ -100ns15WR Pulse Width t_{RDPW} $6t_{CLK}$ -100ns16RD Low to Valid Data In @ 16 MHz t_{RDHDV} 0 ns17Data Hold after RD High t_{RDHDV} 0 ns18Data Float after RD High t_{RDHDV} 0 ns16RD Low to Valid Data In @ 16 MHz t_{RDHDV} 0 ns17Data Hold after RD High t_{RDHDV} 0 ns18Data Flo	#	PARAMETER	SYMBOL	T .		<i>,</i>
3 Address Valid to ALE Low t_{AVALL} t_{CLK} -40 ns 4 Address Hold After ALE Low t_{AVAV} t_{CLK} -35 ns 5 ALE Low to Valid Instr. In @ 12 MHz t_{ALLV1} t_{CLK} -35 ns 6 ALE Low to FSEN Low t_{ALLV1} t_{CLK} -25 ns 7 FSEN Pulse Width t_{PSPW} $3t_{CLK}$ -35 ns 8 FSEN Low to Valid Instr. In @ 12 MHz t_{PSIV} $3t_{CLK}$ -30 ns 9 Input Instr. Hold after FSEN Going High t_{PSIV} 0 ns ns 10 Input Instr. Float after FSEN Going High t_{PSIV} 0 ns ns 11 Address Hold after FSEN Going High t_{PSIV} t_{CLK} -8 ns ns 12 Address Valid to Valid Instr. In @ 12 MHz t_{AVVT} t_{CLK} -100 ns 13 FSEN Low to Address Float t_{PSLAZ} 0 ns ns 14 RD Pulse Width t_{RDHDV} 0 ns ns 15 WR Pulse Width t_{RDHDV} <td< td=""><td>1</td><td>Oscillator Frequency</td><td>1/t_{CLK}</td><td>1.0</td><td>16 (-16)</td><td>MHz</td></td<>	1	Oscillator Frequency	1/t _{CLK}	1.0	16 (-16)	MHz
4 Address Hold After ALE Low UNNEX UNNEX UNNEX UNNEX Instance Instance 5 ALE Low to Valid Instr. In @ 12 MHz t_{ALLVI} LaLVI 4t _{CLK} -150 ns 6 ALE Low to PSEN Low t_{ALLVI} $t_{CLK} -25$ ns ns 7 PSEN Pulse Width t_{PSPW} $3t_{CLK} -35$ ns ns 8 PSEN Low to Valid Instr. In @ 12 MHz t_{PSPW} $3t_{CLK} -30$ ns 9 Input Instr. Hold after PSEN Going High t_{PSPW} 0 ns ns 10 Input Instr. Hold after PSEN Going High t_{PSPX} $(c_{LK} -8$ ns ns 11 Address Hold after PSEN Going High t_{PSPX} $(c_{LK} -8$ ns ns 12 Address Valid to Valid Instr. In @ 12 MHz t_{AVV1} $c_{LK} -8$ ns ns 13 PSEN Low to Address Float t_{PSPX} 0 ns ns 14 RD Pulse Width t_{RDHDV} 0 ns ns 15 WR Pulse Width t_{RDHDV} 0	2	ALE Pulse Width	t _{ALPW}	2t _{CLK} -40		ns
5ALE Low to Valid Instr. In @ 16 MHz (21 MHz) @ 16 MHz $(4_{LLK} - 150)$ $4_{LCLK} - 90$ ns6ALE Low to FSEN Low t_{ALLPSL} $t_{CLK} - 25$ ns7FSEN Pulse Width t_{PSPW} $3t_{CLK} - 35$ ns8FSEN Low to Valid Instr. In @ 16 MHz (21 MHz) @ 16 MHz t_{PSLV} $3t_{CLK} - 150$ $3t_{CLK} - 90$ ns9Input Instr. Hold after FSEN Going High t_{PSLV} 0 ns10Input Instr. Float after FSEN Going High t_{PSAV} $t_{CLK} - 20$ ns11Address Valid to Valid Instr. In @ 16 MHz t_{PSAV} $t_{CLK} - 8$ ns12Address Valid to Valid Instr. In @ 16 MHz t_{PSAV} $t_{CLK} - 100$ ns13FSEN Low to Address Float t_{PSLAZ} 0ns14 RD Pulse Width t_{RDPW} $6t_{CLK} - 100$ ns15 \overline{RD} Low to Valid Data In @ 16 MHz (21 MHz) $(2t_{CLK} - 165)$ ns17Data Hold after \overline{RD} High t_{RDHDV} 0ns18Data Float after \overline{RD} High t_{RDHDZ} $2t_{CLK} - 100$ ns19ALE Low to Valid Data In @ 16 MHz (21 MHz) $4t_{CLK} - 150$ ns20Valid Addr. to Valid Data In @ 16 MHz (21 MHz) $4t_{CLK} - 100$ ns21ALE Low to RD or WR Low t_{ALRDL} $3t_{CLK} - 50$ ns22Address Valid to RD or WR Low t_{ALRDL} $3t_{CLK} - 60$ ns<	3	Address Valid to ALE Low	t _{AVALL}	t _{CLK} -40		ns
Image: Constraint of the second se	4	Address Hold After ALE Low	t _{AVAAV}	t _{CLK} -35		ns
7 $\overline{\text{PSEN}}$ Pulse Width t_{PSPW} $3t_{\text{CLK}}$ -35ns8 $\overline{\text{PSEN}}$ Low to Valid Instr. In@ 12 MHz @ 16 MHz t_{PSLVI} $3t_{\text{CLK}}$ -150 $3t_{\text{CLK}}$ -90ns9Input Instr. Hold after $\overline{\text{PSEN}}$ Going High t_{PSIV} 0ns10Input Instr. Float after $\overline{\text{PSEN}}$ Going High t_{PSIV} 0ns11Address Hold after $\overline{\text{PSEN}}$ Going High t_{PSIV} t_{CLK} -20ns12Address Valid to Valid Instr. In@ 12 MHz @ 16 MHz t_{AVVI} $5t_{\text{CLK}}$ -150 $5t_{\text{CLK}}$ -90ns13 $\overline{\text{PSEN}}$ Low to Address Float t_{PSLAZ} 0ns14 $\overline{\text{RD}}$ Pulse Width t_{RDHDV} $6t_{\text{CLK}}$ -100ns15 $\overline{\text{WR}}$ Pulse Width t_{RDHDV} 0 ns16 $\overline{\text{RD}}$ Low to Valid Data In @ 16 MHz t_{RDHDV} 0 ns18Data Float after $\overline{\text{RD}}$ High t_{RDHDV} $2t_{\text{CLK}}$ -70ns19ALE Low to Valid Data In @ 16 MHz t_{AUVD} $3t_{\text{CLK}}$ -50 $3t_{\text{CLK}}$ -90ns20Valid Addr. to Valid Data In @ 16 MHz t_{AUVD} $3t_{\text{CLK}}$ -105ns21ALE Low to RD or WR Low t_{ALLRDL} $3t_{\text{CLK}}$ -50 $3t_{\text{CLK}}$ -90ns22Address Valid to RD or WR Low t_{AURD} $4t_{\text{CLK}$ -130ns23Data Valid to WR Going Low t_{AURD} $4t_{\text{CLK}$ -165ns24	5		t _{ALLVI}		-	ns
Note: I close of radiiI close of radiiI close of radiiI close of radii8 \overrightarrow{PSEN} Low to Valid Instr. In@ 12 MHztpst.vi $\overrightarrow{Stc.k}$ -90ns9Input Instr. Hold after \overrightarrow{PSEN} Going Hightpst.vi0ns10Input Instr. Float after \overrightarrow{PSEN} Going Hightpst.vi0ns11Address Hold after \overrightarrow{PSEN} Going Hightpst.vitc_Lk -8ns12Address Valid to Valid Instr. In@ 12 MHztavvi $\overrightarrow{Stc.k}$ -90ns13 \overrightarrow{PSEN} Low to Address Floattpst.Az0ns14 \overrightarrow{RD} Pulse WidthtgDPw6tcLk -100ns15 \overrightarrow{WR} Pulse Widthtwprw6tcLk -100ns16 \overrightarrow{RD} Low to Valid Data In@ 12 MHztrdDDv $\overrightarrow{Stc.k}$ -9017Data Hold after \overrightarrow{RD} HightgDDv0ns18Data Float after \overrightarrow{RD} HightgDDv0ns19ALE Low to Valid Data In@ 12 MHztalLVD $\cancel{Stc.k}$ -9020Valid Addr. to Valid Data In@ 12 MHztalLVD $\cancel{Stc.k}$ -10521ALE Low to RD or WR LowtalLBDL $\cancel{Stc.k}$ -90ns22Address Valid to \overrightarrow{RD} or \overrightarrow{WR} LowtalLRDL $\cancel{Stc.k}$ -90ns23Data Valid to \overrightarrow{RD} or \overrightarrow{WR} LowtalLND $\cancel{Stc.k}$ -105ns24Data Valid to \overrightarrow{RD} or \overrightarrow{WR} LowtalLND $\cancel{Stc.k}$ -105ns25Data Valid to \overrightarrow{WR} Going LowtalLND $\cancel{Ct.k}$ -50 </td <td>6</td> <td>ALE Low to PSEN Low</td> <td>t_{ALLPSL}</td> <td>t_{CLK} -25</td> <td></td> <td>ns</td>	6	ALE Low to PSEN Low	t _{ALLPSL}	t _{CLK} -25		ns
Initial control with the first of the fi	7	PSEN Pulse Width	t _{PSPW}	3t _{CLK} -35		ns
Implementation from the form of any function	8		t _{PSLVI}		-	
11Address Hold after \overrightarrow{PSEN} Going High t_{PSAV} $t_{CLK} - 8$ ns12Address Valid to Valid Instr. In @ 12 MHz @ 16 MHz t_{AVVI} \sum_{TAVVI} $\sum_{TCLK} - 150$ $St_{CLK} - 90$ ns13 \overrightarrow{PSEN} Low to Address Float t_{PSLAZ} 0nsns14 \overrightarrow{RD} Pulse Width t_{RDPW} $6t_{CLK} - 100$ nsns15 \overrightarrow{WR} Pulse Width t_{WRPW} $6t_{CLK} - 100$ nsns16 \overrightarrow{RD} Low to Valid Data In @ 16 MHz $e 12$ MHz @ 16 MHz t_{RDLDV} $St_{CLK} - 165$ $St_{CLK} - 105$ ns17Data Hold after \overrightarrow{RD} High t_{RDHDZ} 0ns18Data Float after \overrightarrow{RD} High t_{RDHDZ} $2t_{CLK} - 70$ ns19ALE Low to Valid Data In @ 16 MHz $e 12$ MHz @ 16 MHz t_{AVDV} $8t_{CLK} - 105$ $st_{CLK} - 105$ ns20Valid Addr. to Valid Data In @ 16 MHz $e 12$ MHz @ 16 MHz t_{AVDV} $9t_{CLK} - 165$ $st_{CLK} - 90$ ns21ALE Low to \overrightarrow{RD} or \overrightarrow{WR} Low t_{ALLRDL} $3t_{CLK} - 50$ $3t_{CLK} + 50$ ns22Address Valid to \overrightarrow{RD} or \overrightarrow{WR} Low t_{AVRDL} $t_{CLK} - 130$ ns23Data Valid to \overrightarrow{WR} Or \overrightarrow{WR} Low t_{DVWRL} $t_{CLK} - 60$ ns24Data Valid to \overrightarrow{WR} High $e 12$ MHz $e 16$ MHz t_{DVWRL} $7t_{CLK} - 150$ $T_{CLK} -90$ ns25Data Valid after \overrightarrow{WR} High t_{WRHDV} $t_{CLK} - 50$ nsn	9	Input Instr. Hold after PSEN Going High	t _{PSIV}	0		ns
12Address Valid to Valid Instr. In @ 12 MHz @ 16 MHztavv1tavv1tavv113 \overrightarrow{PSEN} Low to Address FloattpSLAZ0ns14 \overrightarrow{RD} Pulse WidthtrpSLAZ0ns15 \overrightarrow{WR} Pulse WidthtrpSLAZ0ns16 \overrightarrow{RD} Low to Valid Data In @ 16 MHztrpSLAZ0ns17Data Hold after \overrightarrow{RD} HightrpEl All to the	10	Input Instr. Float after PSEN Going High	t _{PSIX}		t _{CLK} -20	ns
$ \begin{array}{ c c c c c c } \hline @ 16 \ MHz & HH & St_{CLK} -90 & ns \\ \hline \mbox{St}_{CLK} -90 & ns \\ \hline \mbox{St}_{CLK} -100 & ms \\ \hline \mbox{Ispace Width} & t_{RDPW} & 6t_{CLK} -100 & ms \\ \hline \mbox{Ispace Width} & t_{RDPW} & 6t_{CLK} -100 & ns \\ \hline \mbox{Ispace Width} & t_{RDPW} & 6t_{CLK} -100 & ns \\ \hline \mbox{Ispace Width} & t_{RDPW} & 6t_{CLK} -100 & ns \\ \hline \mbox{Ispace Width} & 0 & f_{RD} & f$	11	Address Hold after PSEN Going High	t _{PSAV}	t _{CLK} -8		ns
14RD Pulse Width t_{RDPW} $6t_{CLK} - 100$ ns15 \overline{WR} Pulse Width t_{WRPW} $6t_{CLK} - 100$ ns16 \overline{RD} Low to Valid Data In@ 12 MHz @ 16 MHz t_{RDLDV} $5t_{CLK} - 105$ ns17Data Hold after \overline{RD} High t_{RDHDV} 0ns18Data Float after \overline{RD} High t_{RDHDV} 0ns19ALE Low to Valid Data In @ 16 MHz $@ 12 MHz$ @ 16 MHz t_{ALLVD} $8c_{LK} - 70$ ns20Valid Addr. to Valid Data In @ 16 MHz $@ 12 MHz$ @ 16 MHz t_{AVDV} $9t_{CLK} - 165$ $9t_{CLK} - 105ns21ALE Low to \overline{RD} or \overline{WR} Lowt_{ALRDL}3t_{CLK} - 503t_{CLK} + 50ns22Address Valid to \overline{RD} or \overline{WR} Lowt_{AVRDL}4t_{CLK} - 130nsns23Data Valid to \overline{WR} Going Lowt_{DVWRH}7t_{CLK} - 1507t_{CLK} - 90ns24Data Valid to \overline{WR} High@ 12 MHz@ 16 MHzt_{VWRH}7t_{CLK} - 1507t_{CLK} - 90ns25Data Valid to \overline{WR} HighWRHDVt_{CLK} - 50nsns26\overline{RD} Low to Address Floatt_{RDLAZ}0ns$	12		t _{AVVI}		-	
15 \overline{WR} Pulse Width t_{WRPW} \overline{btat} w	13	PSEN Low to Address Float	t _{PSLAZ}	0		ns
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	14	RD Pulse Width	t _{RDPW}	6t _{CLK} -100		ns
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	15	WR Pulse Width	t _{WRPW}	6t _{CLK} -100		ns
18Data Float after \overline{RD} High t_{RDHDZ} $2t_{CLK}$ -70ns19ALE Low to Valid Data In $@ 16 MHz$ $@ 12 MHz$ $@ 16 MHz$ t_{ALLVD} 8_{CLK} -150 $8t_{CLK}$ -90ns20Valid Addr. to Valid Data In $@ 16 MHz$ $@ 12 MHz$ $@ 16 MHz$ t_{AVDV} $9t_{CLK}$ -165 $9t_{CLK}$ -105ns21ALE Low to \overline{RD} or \overline{WR} Low t_{ALLRDL} $3t_{CLK}$ -50 $3t_{CLK}$ +50ns22Address Valid to \overline{RD} or \overline{WR} Low t_{AVRDL} $4t_{CLK}$ -130ns23Data Valid to \overline{WR} Going Low t_{DVWRL} t_{CLK} -60ns24Data Valid to \overline{WR} High $@ 12 MHz$ $@ 16 MHz$ t_{DVWRH} $7t_{CLK}$ -150 $7t_{CLK}$ -90ns25Data Valid after \overline{WR} High t_{WRHDV} t_{CLK} -50ns26 \overline{RD} Low to Address Float t_{RDLAZ} 0ns	16		t _{RDLDV}		-	
19ALE Low to Valid Data In @ 16 MHz@ 12 MHz @ 16 MHz t_{ALLVD} $s_{CLK} - 150$ $st_{CLK} - 90$ ns ns20Valid Addr. to Valid Data In @ 16 MHz@ 12 MHz @ 16 MHz t_{AVDV} $9t_{CLK} - 165$ $9t_{CLK} - 105$ ns ns21ALE Low to RD or WR Low t_{ALIRDL} $3t_{CLK} - 50$ $3t_{CLK} + 50$ ns22Address Valid to RD or WR Low t_{AVRDL} $4t_{CLK} - 130$ ns23Data Valid to WR Going Low t_{DVWRL} $t_{CLK} - 60$ ns24Data Valid to WR High @ 16 MHz $@ 12 MHz$ @ 16 MHz T_{DVWRH} $7t_{CLK} - 150$ $7t_{CLK} - 90$ ns25Data Valid after WR High t_{WRHDV} t_{RDLAZ} 0ns	17	Data Hold after \overline{RD} High	t _{RDHDV}	0		ns
$\begin{array}{ c c c c c c c } \hline @ 16 \ MHz & @ 16 \ MHz & & & & & & & & & & & & & & & & & & &$	18	Data Float after RD High	t _{RDHDZ}		2t _{CLK} -70	ns
$\begin{array}{ c c c c c c c c c } \hline @ 16 \text{ MHz} & \hline @ 16 \text{ MHz} & 9t_{\text{CLK}} -105 & \text{ns} \\ \hline & 9t_{\text{CLK}} -105 & \text{ns} \\ \hline & 9t_{\text{CLK}} -105 & \text{ns} \\ \hline & 21 & \text{ALE Low to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low} & t_{\text{ALLRDL}} & 3t_{\text{CLK}} -50 & 3t_{\text{CLK}} +50 & \text{ns} \\ \hline & 22 & \text{Address Valid to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low} & t_{\text{AVRDL}} & 4t_{\text{CLK}} -130 & \text{ns} \\ \hline & 23 & \text{Data Valid to $\overline{\text{WR}}$ Going Low} & t_{\text{DVWRL}} & t_{\text{CLK}} -60 & \text{ns} \\ \hline & 24 & \text{Data Valid to $\overline{\text{WR}}$ High} & @ 12 \text{ MHz} \\ & @ 16 \text{ MHz} & t_{\text{DVWRH}} & 7t_{\text{CLK}} -150 \\ \hline & 7t_{\text{CLK}} -90 & & \text{ns} \\ \hline & 16 \text{ MHz} & t_{\text{WRHDV}} & t_{\text{CLK}} -50 & \text{ns} \\ \hline & 25 & \text{Data Valid after $\overline{\text{WR}}$ High} & $-105 & \text{ms} \\ \hline & 16 \text{ MHz} & t_{\text{WRHDV}} & t_{\text{CLK}} -50 & \text{ns} \\ \hline & 16 \text{ MS} & \text{ns} \\ \hline & 16 \text{ MS} & t_{\text{RDLAZ}} & 0 & \text{ns} \\ \hline & 16 \text{ MS} & 0 & \text{ms} \\ \hline &$	19		t _{ALLVD}			
22Address Valid to \overline{RD} or \overline{WR} Low t_{AVRDL} $4t_{CLK}$ -130ns23Data Valid to \overline{WR} Going Low t_{DVWRL} t_{CLK} -60ns24Data Valid to \overline{WR} High@ 12 MHz @ 16 MHz T_{CLK} -150 $7t_{CLK}$ -90ns25Data Valid after \overline{WR} Hightwitten the second se	20		t _{AVDV}		-	
23 Data Valid to WR Going Low tDVWRL tCLK -60 ns 24 Data Valid to WR High @ 12 MHz tDVWRH 7tcLK -150 ns 25 Data Valid after WR High Image: Migh Complexity tweet twee	21	ALE Low to \overline{RD} or \overline{WR} Low	t _{ALLRDL}	3t _{CLK} -50	$3t_{CLK} + 50$	ns
24 Data Valid to WR High @ 12 MHz @ 16 MHz towned 7t _{CLK} -150 7t _{CLK} -90 ns ns 25 Data Valid after WR High twRHDV t _{CLK} -50 ns 26 RD Low to Address Float t _{RDLAZ} 0 ns	22	Address Valid to \overline{RD} or \overline{WR} Low	t _{AVRDL}	4t _{CLK} -130		ns
@ 16 MHz 7t _{CLK} -90 ns 25 Data Valid after WR High t _{WRHDV} t _{CLK} -50 ns 26 RD Low to Address Float t _{RDLAZ} 0 ns	23	Data Valid to \overline{WR} Going Low	t _{DVWRL}	t _{CLK} -60		ns
26 RD Low to Address Float t _{RDLAZ} 0 ns	24		t _{DVWRH}			
	25	Data Valid after WR High	t _{WRHDV}	t _{CLK} -50		ns
27 $\overline{\text{RD}}$ or $\overline{\text{WR}}$ High to ALE High t_{RDHALH} t_{CLK} -40 t_{CLK} +50 ns	26	RD Low to Address Float	t _{RDLAZ}		0	ns
	27	\overline{RD} or \overline{WR} High to ALE High	t _{RDHALH}	t _{CLK} -40	t _{CLK} +50	ns

EXPANDED PROGRAM MEMORY READ CYCLE



EXPANDED DATA MEMORY READ CYCLE



EXPANDED DATA MEMORY WRITE CYCLE



EXTERNAL CLOCK TIMING



AC CHARACTERISTICS (cont'd) EXTERNAL CLOCK DRIVE

(t _A =0°C to7	0°C; V _{CC} =5	V ± 5%)

				<u>v - 570)</u>		
#	PARAMETER		SYMBOL	MIN	MAX	UNITS
28	External Clock High Time	@ 12 MHz @ 16 MHz	t _{CLKHPW}	20 15		ns ns
29	External Clock Low Time	@ 12 MHz @ 16 MHz	t _{CLKLPW}	20 15		ns ns
30	External Clock Rise Time	@ 12 MHz @ 16 MHz	t _{CLKR}		20 15	ns ns
31	External Clock Fall Time	@ 12 MHz @ 16 MHz	t _{CLKF}		20 15	ns ns

AC CHARACTERISTICS (cont'd) SERIAL PORT TIMING - MODE 0

SERIAL PORT TIMING - MODE 0			$(t_A=0^{\circ}C \text{ to}70^{\circ}C; V_{CC}=5V \pm 5\%)$			
#	PARAMETER	SYMBOL	MIN	MAX	UNITS	
35	Serial Port Cycle Time	t _{SPCLK}	12t _{CLK}		μs	
36	Output Data Setup to Rising Clock Edge	t _{DOCH}	10t _{CLK} -133		ns	
37	Output Data Hold after Rising Clock Edge	t _{CHDO}	2t _{CLK} -117		ns	
38	Clock Rising Edge to Input Data Valid	t _{CHDV}		10t _{CLK} -133	ns	
39	Input Data Hold after Rising Clock Edge	t _{CHDIV}	0		ns	

SERIAL PORT TIMING - MODE 0



AC CHARACTERISTICS (cont'd) POWER CYCLING TIMING

POWER CYCLING TIMING			$(t_A=0^{\circ}C \text{ to}70^{\circ}C; V_{CC}=5V \pm 5\%)$			
#	PARAMETER	SYMBOL	MIN	MAX	UNITS	
32	Slew Rate from V_{CCmin} to 3.3V	t _F	40		μs	
33	Crystal Start-up Time	t _{CSU}		(note 5)		
34	Power-On Reset Delay	t _{POR}		21504	t _{CLK}	

POWER CYCLE TIMING



PAR	ALLEL PROGRAM LOAD TIMING		$(t_A=0^\circ C \text{ to } 7)$	0°C; V _{CC} =	5V ± 5%)
#	PARAMETER	SYMBOL	MIN	MAX	UNITS
40	Oscillator Frequency	1/t _{CLK}	1.0	12.0	MHz
41	Address Setup to PROG Low	t _{AVPRL}	0		
42	Address Hold after PROG High	t _{PRHAV}	0		
43	Data Setup to PROG Low	t _{DVPRL}	0		
44	Data Hold after PROG High	t _{PRHDV}	0		
45	P2.7, 2.6, 2.5 Setup to V _{PP}	t _{P27HVP}	0		
46	V_{PP} Setup to \overline{PROG} Low	t _{VPHPRL}	0		
47	V_{PP} Hold after \overline{PROG} Low	t _{PRHVPL}	0		
48	PROG Width Low	t _{PRW}	2400		t _{CLK}
49	Data Output from Address Valid	t _{AVDV}		48 1800*	t _{CLK}
50	Data Output from P2.7 Low	t _{DVP27L}		48 1800*	t _{CLK}
51	Data Float after P2.7 High	t _{P27HDZ}	0	48 1800*	t _{CLK}
52	Delay to Reset/ PSEN Active after Power On	t _{PORPV}	21504		t _{CLK}
53	$\begin{array}{l} \hline Reset/\overline{\text{PSEN}} & Active \ (or \ Verify \ Inactive) \ to \\ V_{PP} \ High \end{array}$	t _{RAVPH}	1200		t _{CLK}
54	V _{PP} Inactive (Between Program Cycles)	t _{VPPPC}	1200		t _{CLK}
55	Verify Active Time	t _{VFT}	48 2400*		t _{CLK}

* Second set of numbers refers to expanded memory programming up to 32k bytes.

PARALLEL PROGRAM LOAD TIMING



CAPACITANCE

(test frequency=1MHz; t_A=25°C)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Output Capacitance	Co			10	pF	
Input Capacitance	CI			10	pF	

DS2250(T) TYPICAL I_{CC} VS. FREQUENCY



Normal operation is measured using:

- 1) External crystals on XTAL1 and 2
- 2) All port pins disconnected
- 3) RST=0 volts and EA=V_{CC}
- 4) Part performing endless loop writing to internal memory

Idle mode operation is measured using:

- 1) External clock source at XTAL1; XTAL2 floating
- 2) All port pins disconnected
- 3) RST=0 volts and EA= V_{CC}
- 4) Part set in IDLE mode by software

NOTES:

- 1. All voltages are referenced to ground.
- 2. Maximum operating I_{CC} is measured with all output pins disconnected; XTAL1 driven with t_{CLKR} , $t_{CLKF} = 10$ ns, $V_{IL} = 0.5V$; XTAL2 disconnected; $\overline{EA} = RST = PORT0 = V_{CC}$.
- 3. Idle mode I_{CC} is measured with all output pins disconnected; XTAL1 driven at 8 MHz with t_{CLKR} , $t_{CLKF} = 10$ ns, $V_{IL} = 0.5V$; XTAL2 disconnected; $\overline{EA} = PORT0 = V_{CC}$, $RST = V_{SS}$.
- 4. Stop mode I_{CC} is measured with all output pins disconnected; $\overline{EA} = PORT0 = V_{CC}$; XTAL2 not connected; $RST = V_{SS}$.
- 5. Crystal start-up time is the time required to get the mass of the crystal into vibrational motion from the time that power is first applied to the circuit until the first clock pulse is produced by the on-chip oscillator. The user should check with the crystal vendor for the worst case spec on this time.

PACKAGE DRAWING



PKG	INCHES			
DIM	MIN	MAX		
Α	2.645	2.655		
В	2.379	2.389		
С	0.845	0.855		
D	0.395	0.405		
E	0.245	0.255		
F	0.050 BSC			
G	0.075	0.085		
н	0.245	0.255		
I	0.950 BSC			
J	0.120	0.130		
К	1.320	1.330		
L	1.445	1.455		
м	0.057	0.067		
N	-	0.160		
0	-	0.195		
Р	0.047	0.054		

DATA SHEET REVISION SUMMARY

The following represent the key differences between 12/13/95 and 08/16/96 version of the DS2250(T) data sheet. Please review this summary carefully.

- 1. Correct Figure 3 to show RST active high.
- 2. Add minimum value to PCB thickness.